VHDL Case Statement

The Hath

Junior Member

Join Date: Apr 2007

Posts: 1

04-27-2007

Is it possible to have a case statement where it only changes state on the positive edge of the clock? For instance in the statement below, I only want A to be changed on the positive (rising) edge of num.

case (num) is
when '0' =>
A<='0';
when others =>
A<=1;
end case;

For the when lines can I use:
when '0 and event'
or something like that?

Thread Tools
Show Printable Version Email this Page

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are Off Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Emacs, VHDL Mode - Upper Case Enum Values & Upper Case Constants (not working)?	BlackHelicopter	VHDL	0	01-31-2013 04:12 AM
VHDL-2002 vs VHDL-93 vs VHDL-87?	afd	VHDL	1	03-23-2007 09:33 AM
case statement: VHDL	lightofspace	VHDL	0	10-30-2006 12:30 PM
if statement that, when false, skips first statement in its block, executes second?	Jay McGavren	Java	11	01-16-2006 05:49 PM
How do I do a conditional statement in a constant statement?	tkvhdl@gmail.com	VHDL	3	12-16-2005 06:13 PM