Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - p88

 
Thread Tools Search this Thread
Old 04-08-2007, 12:10 PM   #1
Default p88


i''ve just started programming in vhdl and was trying to use xsa board
v1.2 ( xilinx),
I wanted to use internal clock for the simple counter i designed . But
in "user constraint file" of xilinx pace (in xilinx ise7.1e) , I tried
using p88 as clk to my counter. However, it does not take it and sends
"invalid port address " message.
How can I get the clock??



bishesh
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46