Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > multiple clock domains issues

Reply
Thread Tools

multiple clock domains issues

 
 
JK
Guest
Posts: n/a
 
      03-21-2007
Few doubts I would like to get clarified,

1. Weather synchronizers are required for control signals only or for
data signals also?

2. Internal to FPGA, suppose 2 different clock domains are there - do
signals crossing from one clock domain
to another need synchronizers? or can we avoid synchronizers by
applying some constraints?
If yes, what are these contraints(in xilinx)?

3. How can we decide on a false path? suppose one signal is crossing
from one clock domain to another can be
declared as a false path?

4. Is it OK to have negative hold time(<1 ns) in timing report? can we
ignore this timing violation safely?

5. What is the difference between clock jitter & clock skew?
With Xilinx DCMs, I need Clk2x, Clk2x<180, Clk2x<270 & Clk4x.
So, with no other option, I am going for cascaded DCMs.
In this kind of situations, what best we can do to avoid/minimize
clock skew problems?

Regards,
JK

 
Reply With Quote
 
 
 
 
Mike Treseler
Guest
Posts: n/a
 
      03-24-2007
> Few doubts I would like to get clarified,
> 1. Weather synchronizers are required for control signals only or for
> data signals also?


http://groups.google.com/groups/sear...ing&scoring=d&
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
When are two clock domains actually considered asynchronous? Beppe VHDL 24 12-17-2010 01:52 PM
Single clock pulse transfer to different clock domains. himassk VHDL 1 05-16-2007 10:41 AM
Comparing counters in two different clock domains nfirtaps VHDL 13 12-01-2006 02:08 AM
Signals across two clock domains Weng Tianxiang VHDL 9 12-22-2003 09:36 PM
Are clock and divided clock synchronous? Valentin Tihomirov VHDL 11 10-28-2003 01:18 PM



Advertisments