Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > verilog strength equivalent in vhdl

Reply
Thread Tools

verilog strength equivalent in vhdl

 
 
saqman_1947@hotmail.com
Guest
Posts: n/a
 
      03-13-2007
I have a top level in vhdl (top_vhdl) that instantiates two verilog
module (a_verilog and b_verilog). I need to pass a signal from
"a_verilog"to "b_verilog" throuhg "top_vhdl". Problem is that this
signal can have any of the verilog signal strength "pull0, pull1,
weak0, weak1" while vhdl translates "pull0 and weak0" to "L" and
"pull1 and weak1" to "H".
Anyone knows how to go around it ??
Thanks

 
Reply With Quote
 
 
 
 
Ralf Hildebrandt
Guest
Posts: n/a
 
      03-13-2007
http://www.velocityreviews.com/forums/(E-Mail Removed) schrieb:

> I have a top level in vhdl (top_vhdl) that instantiates two verilog
> module (a_verilog and b_verilog). I need to pass a signal from
> "a_verilog"to "b_verilog" throuhg "top_vhdl". Problem is that this
> signal can have any of the verilog signal strength "pull0, pull1,
> weak0, weak1" while vhdl translates "pull0 and weak0" to "L" and
> "pull1 and weak1" to "H".
> Anyone knows how to go around it ??


What about a Verilog container around that two Verilog modules?

Ralf
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
`timescale 1 ps / 1 ps(verilog command equivalent in VHDL. sheri VHDL 13 02-28-2008 06:37 AM
VHDL-2002 vs VHDL-93 vs VHDL-87? afd VHDL 1 03-23-2007 09:33 AM
System Tray Signal Strength -vs- Wireless Properties Strength =?Utf-8?B?U2NvdHQ=?= Wireless Networking 3 04-07-2005 10:17 PM
VHDL equivalent of verilog trireg Sanjeev VHDL 4 07-23-2004 09:55 AM
where to find DCT/IDCT for JPEG/JPEG2000 VHDL/VERILOG source code? walala VHDL 0 08-01-2003 09:44 PM



Advertisments