Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Problem with a Testbench and Modelsim

Reply
Thread Tools

Problem with a Testbench and Modelsim

 
 
Nemesis
Guest
Posts: n/a
 
      03-12-2007
Hi all,
I'm experiencing a strange problem with Modelsim.
I wrote a simple testbench that reads data from a file and puts them
on a net.
With thie commands readline(..,..) and read(..,..) importing
std.texio.all. I used the same approach
with two projects, in one case it is working correctly and in another
case I get the error:

No feasible entries for subprogram 'readline'.
No feasible entries for subprogram 'read'.

Where Am I wrong?

Any hints?

 
Reply With Quote
 
 
 
 
Ralf Hildebrandt
Guest
Posts: n/a
 
      03-12-2007
Nemesis schrieb:


> I'm experiencing a strange problem with Modelsim.
> I wrote a simple testbench that reads data from a file and puts them
> on a net.
> With thie commands readline(..,..) and read(..,..) importing
> std.texio.all. I used the same approach
> with two projects, in one case it is working correctly and in another
> case I get the error:


Did you include the library in both projects?

Ralf
 
Reply With Quote
 
 
 
 
Nemesis
Guest
Posts: n/a
 
      03-12-2007

Ralf Hildebrandt wrote:

> > I'm experiencing a strange problem with Modelsim.
> > I wrote a simple testbench that reads data from a file and puts them
> > on a net.
> > With thie commands readline(..,..) and read(..,..) importing
> > std.texio.all. I used the same approach
> > with two projects, in one case it is working correctly and in another
> > case I get the error:

>
> Did you include the library in both projects?


Yes I did. I used the same import.

 
Reply With Quote
 
Mike Treseler
Guest
Posts: n/a
 
      03-12-2007
Nemesis wrote:

> With thie commands readline(..,..) and read(..,..) importing
> std.texio.all. I used the same approach
> with two projects, in one case it is working correctly and in another
> case I get the error:
>
> No feasible entries for subprogram 'readline'.
> No feasible entries for subprogram 'read'.
>
> Where Am I wrong?


The error message indicates that some
calls to readline and read procedures are getting
the wrong number, order or type of actual parameters.
Either the testbenches or the data files
are different in some way. Inspect the code
difference and play with the parameters until you
find the error.

Next time consider using an array of vhdl
constants for sim data instead of parsing raw text.

-- Mike Treseler
 
Reply With Quote
 
Ajeetha (www.noveldv.com)
Guest
Posts: n/a
 
      03-12-2007
On Mar 12, 8:11 pm, "Nemesis" <gnemesis2...@gmail.com> wrote:
> Hi all,
> I'm experiencing a strange problem with Modelsim.
> I wrote a simple testbench that reads data from a file and puts them
> on a net.
> With thie commands readline(..,..) and read(..,..) importing
> std.texio.all. I used the same approach
> with two projects, in one case it is working correctly and in another
> case I get the error:
>
> No feasible entries for subprogram 'readline'.
> No feasible entries for subprogram 'read'.
>
> Where Am I wrong?
>
> Any hints?


Maybe you used std_logic data types in this new project? If so try
with:

use ieee.std_logic_textio.all;

If you still face issues, show us your exact code containing

readline
read

calls

Good Luck
Ajeetha, CVC
www.noveldv.com

 
Reply With Quote
 
Nemesis
Guest
Posts: n/a
 
      03-13-2007
On Mar 12, 5:47 pm, Mike Treseler <mike_trese...@comcast.net> wrote:
> > No feasible entries for subprogram 'readline'.
> > No feasible entries for subprogram 'read'.

>
> > Where Am I wrong?

> The error message indicates that some
> calls to readline and read procedures are getting
> the wrong number, order or type of actual parameters.


You are damn right. I declared in the wrong way one of the parameters.
Thanks very much.

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Are there any Modelsim hooks to allow testbench code to figure out procedure call stack? Andrew FPGA VHDL 7 11-01-2008 07:26 PM
Running testbench simulation problem with Quartus II 4.2 and Modelsim 6.0d Guido VHDL 3 01-30-2006 06:39 PM
Testbench using Modelsim/VHDL - simple signal generation problem fastgreen2000@yahoo.com VHDL 10 10-01-2005 11:41 AM
Internal Signals and other questions with ModelSim XE/II Starter 5.7g VHDL Testbench Martin Maurer VHDL 2 05-21-2004 03:45 AM
ModelSim & tcl testbench Niv VHDL 2 10-07-2003 08:26 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57