Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Computing > Cisco > How to check clock sync Serial Speed

Reply
Thread Tools

How to check clock sync Serial Speed

 
 
francesco.trentini@gmail.com
Guest
Posts: n/a
 
      10-17-2005
I've a router 1721 connected via WIC 1T to a serial cable (v35) that
goes to the modem dce.

I've bought a 2 mbps contract for this serial line, but i'm in doubt if
it configured to a lower interface speed ( 1.5 mbps )

Infact, "show interfaces serial 0" says

------------------------------------------------------
Serial0 is up, line protocol is up
Hardware is PowerQUICC Serial
MTU 1500 bytes, BW 1544 Kbit, DLY 20000 usec,
reliability 255/255, txload 195/255, rxload 26/255
Encapsulation FRAME-RELAY IETF, loopback not set

[...]

-------------------------------------------------------

It says the bandwidth is 1544kbit but should be 2048kbit

Is it possible to know how the physical serial interface is really
configured ( if i'm not wrong it should be set to 2.000.000 clock
speed ) and what clock frequency it receives?

thanks you much

 
Reply With Quote
 
 
 
 
Martin Kiefer
Guest
Posts: n/a
 
      10-17-2005

<> skrev i en meddelelse
news: oups.com...
> I've a router 1721 connected via WIC 1T to a serial cable (v35) that
> goes to the modem dce.
>


A T1 line runs at 1544kbit. not 2Mbit. Consult you ISP if your speed is
wrong.

--
Best regards
Martin Kiefer
www.kiefer.dk


 
Reply With Quote
 
 
 
 
anybody43@hotmail.com
Guest
Posts: n/a
 
      10-17-2005
> BW 1544 Kbit
This is just typed in to the router and bears NO
relationship to the clock speed on the line.
If nothing is type in there is a default setting
that is used.

The value is used for the xx/255 dislpay and
for some dynamic routing protocols. EIGRP
and maybe IGRP (not been around this long enough?).


On some platforms - but not all

sh controllers s 0

displays the actual clock speed as detected on the line.

Normally you do not need configure clocking, the
service provider does that. It is CRITICAL that there
is only one clock for the whole circuit.

 
Reply With Quote
 
francesco.trentini@gmail.com
Guest
Posts: n/a
 
      10-18-2005
Ok, can the clock speed provided by the attached dce be esitmated
reading the register stuff provided issuing "show controllers serial 0
" ?

I'm in doubt if the line is really a E1 or if it is configured as T1.

I include mine, thanks for any clarification about that.

Is there a guide for interpreting these register data?

-------------------------------------------------------

Interface Serial0
Hardware is PowerQUICC MPC860
DTE V.35 TX and RX clocks detected.
idb at 0x80C11658, driver data structure at 0x80C1915C
SCC Registers:
General [GSMR]=0x2:0x00000030, Protocol-specific [PSMR]=0x8
Events [SCCE]=0x0000, Mask [SCCM]=0x001F, Status [SCCS]=0x06
Transmit on Demand [TODR]=0x0, Data Sync [DSR]=0x7E7E
Interrupt Registers:
Config [CICR]=0x00365F80, Pending [CIPR]=0x00008000
Mask [CIMR]=0x40204000, In-srv [CISR]=0x00000000
Command register [CR]=0x600
Port A [PADIR]=0x0000, [PAPAR]=0x0903
[PAODR]=0x0000, [PADAT]=0xF6FF
Port B [PBDIR]=0x0180F, [PBPAR]=0x0E00E
[PBODR]=0x00000, [PBDAT]=0x3077C
Port C [PCDIR]=0x000, [PCPAR]=0x000
[PCSO]=0x020, [PCDAT]=0xFCE, [PCINT]=0x000
Receive Ring
rmd(FF002230): status 9000 length 3A address 1E34144
rmd(FF00223: status 9000 length 2E address 1E39C44
rmd(FF002240): status 9000 length 2E address 1E35B44
rmd(FF00224: status 9000 length 2E address 1E32744
rmd(FF002250): status 9000 length 2E address 1E3A2C4
rmd(FF00225: status 9000 length 2E address 1E354C4
rmd(FF002260): status 9000 length 35 address 1E3A944
rmd(FF00226: status 9000 length 23E address 1E3C9C4
rmd(FF002270): status 9000 length 3B address 1E3D044
rmd(FF00227: status 9000 length 23E address 1E32DC4
rmd(FF002280): status 9000 length 2E address 1E33AC4
rmd(FF00228: status 9000 length 3B address 1E3C344
rmd(FF002290): status 9000 length 3E address 1E36EC4
rmd(FF00229: status 9000 length 35 address 1E33444
rmd(FF0022A0): status 9000 length 23D address 1E361C4
rmd(FF0022A: status B000 length 2E address 1E37544
Transmit Ring
tmd(FF0022B0): status 5C00 length 590 address 1E299CA
tmd(FF0022B: status 5C00 length 223 address 1E2738A
tmd(FF0022C0): status 5C00 length 298 address 1E04F4A
tmd(FF0022C: status 5C00 length 2C address 1E0290A
tmd(FF0022D0): status 5C00 length 590 address 1DE712A
tmd(FF0022D: status 5C00 length 1F3 address 1DFBCAA
tmd(FF0022E0): status 5C00 length 2C address 1E0AEEA
tmd(FF0022E: status 5C00 length 61 address 1E40D14
tmd(FF0022F0): status 5C00 length 590 address 1DF1D4A
tmd(FF0022F: status 5C00 length 171 address 1E2C66A
tmd(FF002300): status 5C00 length 590 address 1E0428A
tmd(FF00230: status 5C00 length 116 address 1DEDD8A
tmd(FF002310): status 5C00 length 61 address 1E2ACEA
tmd(FF00231: status 5C00 length 61 address 1E40D14
tmd(FF002320): status 5C00 length 590 address 1DEF0AA
tmd(FF00232: status 7C00 length F8 address 1E2B9AA

tx_limited=1(2)

SCC GENERAL PARAMETER RAM (at 0xFF003C00)
Rx BD Base [RBASE]=0x2230, Fn Code [RFCR]=0x18
Tx BD Base [TBASE]=0x22B0, Fn Code [TFCR]=0x18
Max Rx Buff Len [MRBLR]=1548
Rx State [RSTATE]=0x18008440, BD Ptr [RBPTR]=0x2260
Tx State [TSTATE]=0x18000548, BD Ptr [TBPTR]=0x22C8

SCC HDLC PARAMETER RAM (at 0xFF003C3
CRC Preset [C_PRES]=0xFFFF, Mask [C_MASK]=0xF0B8
Errors: CRC [CRCEC]=0, Aborts [ABTSC]=0, Discards [DISFC]=0
Nonmatch Addr Cntr [NMARC]=0
Retry Count [RETRC]=0
Max Frame Length [MFLR]=1608
Rx Int Threshold [RFTHR]=0, Frame Cnt [RFCNT]=36464
User-defined Address 0000/0000/0000/0000
User-defined Address Mask 0x0000


buffer size 1524

PowerQUICC SCC specific errors:
1 input aborts on receiving flag sequence
0 throttles, 0 enables
0 overruns
0 transmitter underruns
0 transmitter CTS losts

------------------------------------------



thank you much

 
Reply With Quote
 
anybody43@hotmail.com
Guest
Posts: n/a
 
      10-18-2005
> Ok, can the clock speed provided by the attached dce be esitmated
> reading the register stuff provided issuing "show controllers serial 0
> "?


Not as far as I know. when I have seen the clock rate displayed
it has been pretty clear and IIRC near the top. I know of no
magic decodes.

> Is there a guide for interpreting these register data?


Again not as far as I know. You could always ask TAC,
however I guess they would be pretty unimpressed.

Most of it appears to be about the location of memory buffers
and the like.

If you really really need to know you will have to get
a suitable network analyser or an oscilloscope.

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
2 Multiplied clock sync. klior VHDL 0 07-31-2007 01:33 PM
A dSLR's fastest shutter-speed is really no faster than its flash-sync speed. SelfImporantName Digital Photography 134 07-13-2007 11:59 AM
sync.rb difference between Sync::UN, Sync::EX and Sync::SH Trans Ruby 2 12-12-2005 02:43 PM
Sync for PC clock and server clock PS Computer Support 3 05-13-2005 05:27 AM
how to check synchronous serial interface speed KRIs Cisco 0 01-05-2004 12:58 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57