| Home | Forums | Reviews | Guides | Newsgroups | Register | Search |
 |
| Thread Tools |
|
Guest
Posts: n/a
|
Hi,
I tried to synthesize the VHDL code that was previously complied by ISE 6 version with new 9.1i. But the ISE9.1i is not generating the programming file for the code. And its giving the following error ERROR  rojectMgmt - TOE: ITclInterp::ExecuteCmd gave Tcl result 'can'tread file "4>!": no such file or directory'. Does anybody know what is it? John |
|
|
|
|||
|
|
| |
|
Guest
Posts: n/a
|
I don't know exactly the cause, but i've seen some strange stuff when
switching from versions, a leap from 6 to 9 might be tricky in one go... To get started, use ISE 9 to make a new project, and start from scratch. Use only the .vhd .ucf from your original project. Obviously this just works for the simple architectures. Otherwise, try "clean-up project files" and try again. HTH Ben "john" <> wrote in message news: oups.com... > Hi, > > I tried to synthesize the VHDL code that was previously complied by > ISE 6 version with new 9.1i. But the ISE9.1i is not generating the > programming file for the code. And its giving the following error > > ERROR rojectMgmt - TOE: ITclInterp::ExecuteCmd gave Tcl result 'can't> read file "4>!": no such file or directory'. > > Does anybody know what is it? > > John > |
|
|
|
|
|||
|
|
| |
|
| Thread Tools | |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| ModelSim Error : "Fatal error in Process determine_phase_shift" during post synthesis of Xilinx vhd | fpgaengineer | VHDL | 7 | 03-12-2007 07:24 PM |
| Memory leak in Xilinx? Code error? | Andromodon | VHDL | 2 | 04-01-2005 06:27 PM |
| VHDL-200X-FT Packages and Xilinx XST Error | Ivan C. | VHDL | 4 | 11-21-2004 04:18 PM |
| Xilinx translate error : Cannot find signal "clk" | Rakesh Sharma | VHDL | 2 | 10-22-2004 08:03 PM |
| Error message in Mapping while using Xilinx ISE 6.1.03i | Sachin | VHDL | 1 | 01-30-2004 03:32 PM |
