Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Xilinx FIFO CoreGen: Datacount goes to zero upon full flag

Reply
Thread Tools

Xilinx FIFO CoreGen: Datacount goes to zero upon full flag

 
 
vu_5421
Guest
Posts: n/a
 
      01-05-2007
Hello all,

In the latest FIFO Generator v3.2 (ISE 8.2i), why does the datacount go
to zero after full flag is set? I would expect it to stay at the
maximum depth of the FIFO even after repeated writes occur after full
flag is set.

Because the "datacount" goes to zero after full flag is set, you can't
differentiate the conditions between when the FIFO is full or fifo is
empty by just looking at the datacount itself. Xilinx helpsite tells
you to concat the full flag with the datacount as a workaround...

Does previous versions of the CoreGen do this as well? Or does this a
new issue with v3.2?

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
FIFO, FIFO, It's Off To Queue We Go... Lawrence D'Oliveiro NZ Computing 7 05-09-2009 08:37 AM
any body having complete code for synchronous fifo or know a link where fifo codes are available plz help chaitu VHDL 1 06-01-2007 07:03 PM
any body having complete code for a synchronous FIFO or know a link where FIFO codes are available chaitu VHDL 1 06-01-2007 03:45 AM
any body having complete code for a synchronous FIFO or know a link where FIFO codes are available chaitu VHDL 1 05-31-2007 03:31 PM
any body having complete code for a synchronous FIFO or know a link where FIFO codes are available chaitu VHDL 0 05-31-2007 02:28 PM



Advertisments