Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Exact synatx required...!

 
Thread Tools Search this Thread
Old 02-18-2007, 07:31 AM   #1
Question Exact synatx required...!


I want 2 check an input for a specific time n then if the input is there for that specific time i want to perform a certain operations(i.e. suppose i wanna check that if input is 1 for 30us then store the input in a buffer), now what would be the syntax in order to perform this sort of check @ the input...

Also how'd i write the syntax if i want to chk two conditions simultaneously
(for example we can write in c language as if(input>1 && input <3)) how'd we write this sort of condition in vhdl...


shakeelsultan

Last edited by shakeelsultan : 02-19-2007 at 01:46 PM.
shakeelsultan is offline   Reply With Quote
Old 02-20-2007, 11:51 PM   #2
rgurrola
Junior Member
 
Join Date: Nov 2006
Posts: 4
Default

you should be able to count the number of clk periods that occure in the time you are looking for, like N clks every x seconds. As for your if question if you look at some examples online you will find your answer.

rg
rgurrola is offline   Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Forum Jump