Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > General Computer Discussion > Hardware > Timing Constraint Help

Reply
Thread Tools

Timing Constraint Help

 
 
zhangmifigo zhangmifigo is offline
Junior Member
Join Date: Nov 2006
Posts: 1
 
      12-20-2006
Hi,all

When setting constraints in Xilinx ISE, I was instructed to set constraints on "Pad to Setup" and "Clock to Pad". What do these two constraints mean? Thank you very much!
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
timing constraint syntax/fpga editor info Serkan VHDL 2 02-24-2010 11:50 AM
ISE timing constraint Yannick VHDL 2 07-31-2008 04:13 PM
ISE timing constraint Yannick VHDL 0 07-31-2008 03:13 PM
Timing constraint on ISE Yannick VHDL 0 07-31-2008 03:03 PM
Re-using a simple type definition; with enumeration constraint andwithout enumeration constraint puvit82 XML 4 02-01-2008 03:46 PM



Advertisments