Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > problems with verilog SDRAM models

Reply
Thread Tools

problems with verilog SDRAM models

 
 
wallge
Guest
Posts: n/a
 
      11-27-2006
I am trying to write an SDRAM controller in VHDL for a mobile SDR SDRAM
that I want to be able to control via an FPGA on the same PCB.
I am having trouble with the verilog model. I have used both a samsung
and a micron model for the part (two compatible parts). Unfortunately
these models are not available in VHDL, and my verilog is pretty weak.

I wondered if any one had some experience with memory models, both in
terms of using them to design memory controllers and debugging them
when they spit out spurious timing violations.
These verilog models in particular seem to send out all manner of
timing violations or functional problems that don't seem to be in line
at all with what the data sheet says regarding the timing and command
and control procedures (for doing a full page read or write, for
instance).

Has any one else had trouble with bad/buggy models? What is the best
way to solve this problem?
What is the best way to go about designing a memory controller (I have
seen an example on Altera's website in VHDL (but it sucks), as well as
some others in open cores and one written for a homebrew graphics
accelerator card (manticore). I find the documentation and/or
functionality lacking in most of the aforementioned existing reference
designs.

thanks

 
Reply With Quote
 
 
 
 
ghelbig@lycos.com
Guest
Posts: n/a
 
      11-28-2006
In my experience, the Micron models are very very good. I did find a
subtle bug in one of their DDR SDRAM models, but it did not affect
normal behaviour, and they fixed it as soon as it was brought to their
attention.

There are SDR SDRAM VHDL models available from Micron. The differences
between one 4-band SDRAM and another 4-bank SDRAM are mote, so just
pick one and go with it.

GH

 
Reply With Quote
 
 
 
 
Amirtham
Guest
Posts: n/a
 
      11-28-2006

http://www.velocityreviews.com/forums/(E-Mail Removed) wrote:
> In my experience, the Micron models are very very good. I did find a
> subtle bug in one of their DDR SDRAM models, but it did not affect
> normal behaviour, and they fixed it as soon as it was brought to their
> attention.
>
> There are SDR SDRAM VHDL models available from Micron. The differences
> between one 4-band SDRAM and another 4-bank SDRAM are mote, so just
> pick one and go with it.
>
> GH



currently I m doing the interface between SDRAM and FPGA. but
Controller is using VHDL. I have written my own code refering to a
couple of verilog cores. I am facing problem in accessing another bank
of same row simultaneuosly.
I require a page burst of more than the columns available in single
bank. Help me pls if you can.

thanks,
MDA.

 
Reply With Quote
 
helmut.leonhardt@gmail.com
Guest
Posts: n/a
 
      11-28-2006
Hi,

you can try to finde any equivalent models at hynix or quimonda (former
infinion).
Or use freemodelfoundry.com. I had the same problem, because Xilinix
Memory Interface Generator also provided verilog only models.

Bye Helmut


wallge wrote:
> I am trying to write an SDRAM controller in VHDL for a mobile SDR SDRAM
> that I want to be able to control via an FPGA on the same PCB.
> I am having trouble with the verilog model. I have used both a samsung
> and a micron model for the part (two compatible parts). Unfortunately
> these models are not available in VHDL, and my verilog is pretty weak.
>
> I wondered if any one had some experience with memory models, both in
> terms of using them to design memory controllers and debugging them
> when they spit out spurious timing violations.
> These verilog models in particular seem to send out all manner of
> timing violations or functional problems that don't seem to be in line
> at all with what the data sheet says regarding the timing and command
> and control procedures (for doing a full page read or write, for
> instance).
>
> Has any one else had trouble with bad/buggy models? What is the best
> way to solve this problem?
> What is the best way to go about designing a memory controller (I have
> seen an example on Altera's website in VHDL (but it sucks), as well as
> some others in open cores and one written for a homebrew graphics
> accelerator card (manticore). I find the documentation and/or
> functionality lacking in most of the aforementioned existing reference
> designs.
>
> thanks


 
Reply With Quote
 
helmut.leonhardt@gmail.com
Guest
Posts: n/a
 
      11-28-2006
You can also look here:

http://groups.google.com/group/comp....cc389ee809ce7d

Bye Helmut

 
Reply With Quote
 
Niv
Guest
Posts: n/a
 
      11-28-2006

wallge wrote:
> I am trying to write an SDRAM controller in VHDL for a mobile SDR SDRAM
> that I want to be able to control via an FPGA on the same PCB.
> I am having trouble with the verilog model. I have used both a samsung
> and a micron model for the part (two compatible parts). Unfortunately
> these models are not available in VHDL, and my verilog is pretty weak.
>
> I wondered if any one had some experience with memory models, both in
> terms of using them to design memory controllers and debugging them
> when they spit out spurious timing violations.
> These verilog models in particular seem to send out all manner of
> timing violations or functional problems that don't seem to be in line
> at all with what the data sheet says regarding the timing and command
> and control procedures (for doing a full page read or write, for
> instance).
>
> Has any one else had trouble with bad/buggy models? What is the best
> way to solve this problem?
> What is the best way to go about designing a memory controller (I have
> seen an example on Altera's website in VHDL (but it sucks), as well as
> some others in open cores and one written for a homebrew graphics
> accelerator card (manticore). I find the documentation and/or
> functionality lacking in most of the aforementioned existing reference
> designs.
>
> thanks


Hi, I'm trying to use an AMD (Spansion) FLASH model, and it's just one
BIG headache.
Despite following all their advice and recompiling lots of libraries
with vital2000, the model
still falls over immediately in modelsim.

It's really poor putting out models that just don't work, IMO.

Kev P.

 
Reply With Quote
 
Brian Drummond
Guest
Posts: n/a
 
      11-28-2006
On 27 Nov 2006 14:54:21 -0800, "wallge" <(E-Mail Removed)> wrote:

>I am trying to write an SDRAM controller in VHDL for a mobile SDR SDRAM
>that I want to be able to control via an FPGA on the same PCB.
>I am having trouble with the verilog model. I have used both a samsung
>and a micron model for the part (two compatible parts). Unfortunately
>these models are not available in VHDL, and my verilog is pretty weak.


Micron certainly used to provide good VHDL models, and I wish they still
did. Look for an older non-mobile equivalent for the SDRAM (same size,
bus width, banks, etc and same speed grade if possible) and you'll
probably find a VHDL model for it.

Failing that, Hynix provide VHDL models, but I don't know if they have
an equivalent part to the mobile SDRAM you are using.

- Brian
 
Reply With Quote
 
FMF
Guest
Posts: n/a
 
      12-03-2006
Kev,

Please contact me through the FMF website. We have received no bug
reports on this model. Although the VITAL2000 issue is common, it is
limited to modelsim. I will help you workout whatever other issues you
have. If there is an actual bug, we are under contract from Spansion to
fix it.

Rick Munden


Niv wrote:
> wallge wrote:
>> I am trying to write an SDRAM controller in VHDL for a mobile SDR SDRAM
>> that I want to be able to control via an FPGA on the same PCB.
>> I am having trouble with the verilog model. I have used both a samsung
>> and a micron model for the part (two compatible parts). Unfortunately
>> these models are not available in VHDL, and my verilog is pretty weak.
>>
>> I wondered if any one had some experience with memory models, both in
>> terms of using them to design memory controllers and debugging them
>> when they spit out spurious timing violations.
>> These verilog models in particular seem to send out all manner of
>> timing violations or functional problems that don't seem to be in line
>> at all with what the data sheet says regarding the timing and command
>> and control procedures (for doing a full page read or write, for
>> instance).
>>
>> Has any one else had trouble with bad/buggy models? What is the best
>> way to solve this problem?
>> What is the best way to go about designing a memory controller (I have
>> seen an example on Altera's website in VHDL (but it sucks), as well as
>> some others in open cores and one written for a homebrew graphics
>> accelerator card (manticore). I find the documentation and/or
>> functionality lacking in most of the aforementioned existing reference
>> designs.
>>
>> thanks

>
> Hi, I'm trying to use an AMD (Spansion) FLASH model, and it's just one
> BIG headache.
> Despite following all their advice and recompiling lots of libraries
> with vital2000, the model
> still falls over immediately in modelsim.
>
> It's really poor putting out models that just don't work, IMO.
>
> Kev P.
>

 
Reply With Quote
 
FMF
Guest
Posts: n/a
 
      12-03-2006
What partnumber do you need to simulate?

wallge wrote:
> I am trying to write an SDRAM controller in VHDL for a mobile SDR SDRAM
> that I want to be able to control via an FPGA on the same PCB.
> I am having trouble with the verilog model. I have used both a samsung
> and a micron model for the part (two compatible parts). Unfortunately
> these models are not available in VHDL, and my verilog is pretty weak.
>
> I wondered if any one had some experience with memory models, both in
> terms of using them to design memory controllers and debugging them
> when they spit out spurious timing violations.
> These verilog models in particular seem to send out all manner of
> timing violations or functional problems that don't seem to be in line
> at all with what the data sheet says regarding the timing and command
> and control procedures (for doing a full page read or write, for
> instance).
>
> Has any one else had trouble with bad/buggy models? What is the best
> way to solve this problem?
> What is the best way to go about designing a memory controller (I have
> seen an example on Altera's website in VHDL (but it sucks), as well as
> some others in open cores and one written for a homebrew graphics
> accelerator card (manticore). I find the documentation and/or
> functionality lacking in most of the aforementioned existing reference
> designs.
>
> thanks
>

 
Reply With Quote
 
Kevin Neilson
Guest
Posts: n/a
 
      12-04-2006
wallge wrote:
> I am trying to write an SDRAM controller in VHDL for a mobile SDR SDRAM
> that I want to be able to control via an FPGA on the same PCB.
> I am having trouble with the verilog model. I have used both a samsung
> and a micron model for the part (two compatible parts). Unfortunately
> these models are not available in VHDL, and my verilog is pretty weak.

....

I used a Verilog Micron model to develop my DDR/DDR2 controller and was
very happy with the model. I had to set a couple of `defparams to make
the model match my hardware, and it was very helpful in reporting all
timing errors, such as violations in write recovery time, etc. There is
a "Debug" parameter you can switch on to report all data transactions as
well. Before you write your own controller, though, I warn you that it
is much more difficult than you anticipate. -Kevin
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Using python for writing models: How to run models in restricted python mode? vinjvinj Python 15 11-10-2005 09:57 AM
Re: Using python for writing models: How to run models in restrictedpython mode? Jean-Paul Calderone Python 0 11-07-2005 09:35 PM
Why do VHDL gate level models simulate slower than verilog abilash VHDL 1 05-17-2005 04:46 AM
[ANN] Rails 0.9.2: End of requiring models, models in sessions, fixes David Heinemeier Hansson Ruby 0 12-23-2004 12:45 AM
DDR/SDR-SDRAM Bank Switching Doubt Abdul K Shaik VHDL 1 08-09-2003 01:31 PM



Advertisments