Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - MIG tool DDR1 interface !

 
Thread Tools Search this Thread
Old 11-23-2006, 04:29 AM   #1
Default MIG tool DDR1 interface !


Hi !

Has anyone successfully used MIG tool to generate DDR1 controller for spartan3 ?

I am using MIG 007, Release 6, to generate DDR1 controller for a target spartan 3 (XC3S1000) device, using ISE8.2i platform.

I have generated two DDR1 controller modules, each with 32 bit interface. To couple effectively a 64 bit interface to the memory.

I am getting mapping error when I am trying to couple the write_data into the DDR controller. Though the synthesis and translation report are okay. The data to be written is coming from a FIFO.

Thanks

quantum_dot


quantum_dot
quantum_dot is offline   Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Forum Jump