Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Carry Save Adder (CSA) Verilog code

 
Thread Tools Search this Thread
Old 11-13-2006, 12:00 PM   #1
Default Carry Save Adder (CSA) Verilog code


Hi,

I need the Verilog code for a carry save adder (CSA). Can some one
please supply this. It takes three inputs and produces 2 outputs - the
sum and the carry.

Thaks Much.



humble_Stuff@hotmail.com
  Reply With Quote
Old 11-13-2006, 04:29 PM   #2
Andy
 
Posts: n/a
Default Re: Carry Save Adder (CSA) Verilog code

First, the likelyhood that you'll get a reply with verilog source from
a vhdl group is not high.

Second, do your own homework, and get something out of the tuition you
(or someone on your behalf) paid for.

Andy


wrote:
> Hi,
>
> I need the Verilog code for a carry save adder (CSA). Can some one
> please supply this. It takes three inputs and produces 2 outputs - the
> sum and the carry.
>
> Thaks Much.


  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Forum Jump