Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > VHDL JUST FOR ENGINEERS

Reply
Thread Tools

VHDL JUST FOR ENGINEERS

 
 
ec
Guest
Posts: n/a
 
      11-12-2006
Hi All

Is VHDL just for qualified emgimeers ?

I am a old elect. techition with alot of experince and knowledge.

I want to get into VHDL based designing.

What are my theoretical chances ?
Thanks
ec


 
Reply With Quote
 
 
 
 
KJ
Guest
Posts: n/a
 
      11-12-2006

"ec" <(E-Mail Removed)> wrote in message
news:ej7ai4$gcc$(E-Mail Removed)...
> Hi All
>
> Is VHDL just for qualified emgimeers ?

Yes...in the sense that no tool should be in the hands of 'unqualified'
engineers. But like any other skill it can be learned and mastered. It's
like learning any other new language, it can be done.

>
> I am a old elect. techition with alot of experince and knowledge.

Presumably boolean logic and some knowledge of how to write software is
included in that experience.

>
> I want to get into VHDL based designing.
>
> What are my theoretical chances ?

Depending on your motivation, 100% is not unreasonable. Good luck in your
endeavor.

KJ


 
Reply With Quote
 
 
 
 
David Binnie
Guest
Posts: n/a
 
      11-12-2006
Suggest VHDL book by Pedroni is a good start.

"ec" <(E-Mail Removed)> wrote in message
news:ej7ai4$gcc$(E-Mail Removed)...
> Hi All
>
> Is VHDL just for qualified emgimeers ?
>
> I am a old elect. techition with alot of experince and knowledge.
>
> I want to get into VHDL based designing.
>
> What are my theoretical chances ?
> Thanks
> ec
>
>



 
Reply With Quote
 
Paul Uiterlinden
Guest
Posts: n/a
 
      11-12-2006
ec wrote:

> Hi All
>
> Is VHDL just for qualified emgimeers ?
>
> I am a old elect. techition with alot of experince and knowledge.
>
> I want to get into VHDL based designing.


My suggestion: start with http://www.vhdl.org/
Dig into the comp.lang.vhdl FAQ: http://www.vhdl.org/comp.lang.vhdl/
And start reading this newsgroup on a regular basis.

> What are my theoretical chances ?


Theoretically? Why, between 0% and 100 % of course!
Practically? Put in a bit of time and perseverance, and 100% should be
possible.

--
Paul.
www.aimcom.nl
email address: switch x and s
 
Reply With Quote
 
james
Guest
Posts: n/a
 
      11-13-2006
On Sun, 12 Nov 2006 06:19:50 -0800, "ec" <(E-Mail Removed)>
wrote:

>+++Hi All
>+++
>+++Is VHDL just for qualified emgimeers ?
>+++
>+++I am a old elect. techition with alot of experince and knowledge.
>+++
>+++I want to get into VHDL based designing.
>+++
>+++What are my theoretical chances ?
>+++Thanks
>+++ec
>+++

***********

Based on your typing skills, you are going to spend a huge amount of
time debugging the syntax errors that should abound in your code.

Other than that a cave man can learn VHDL.


james
 
Reply With Quote
 
Jonathan Bromley
Guest
Posts: n/a
 
      11-14-2006
On Mon, 13 Nov 2006 23:35:02 GMT, james
<(E-Mail Removed)> wrote:

[...]
>Other than that a cave man can learn VHDL.


Ug.
--
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services

Doulos Ltd., 22 Market Place, Ringwood, BH24 1AW, UK
http://www.velocityreviews.com/forums/(E-Mail Removed)
http://www.MYCOMPANY.com

The contents of this message may contain personal views which
are not the views of Doulos Ltd., unless specifically stated.
 
Reply With Quote
 
Zara
Guest
Posts: n/a
 
      11-14-2006
On Mon, 13 Nov 2006 23:35:02 GMT, james <(E-Mail Removed)> wrote:

>On Sun, 12 Nov 2006 06:19:50 -0800, "ec" <(E-Mail Removed)>
>wrote:
>
>>+++Hi All
>>+++
>>+++Is VHDL just for qualified emgimeers ?
>>+++
>>+++I am a old elect. techition with alot of experince and knowledge.
>>+++
>>+++I want to get into VHDL based designing.
>>+++
>>+++What are my theoretical chances ?
>>+++Thanks
>>+++ec
>>+++

>***********
>
>Based on your typing skills, you are going to spend a huge amount of
>time debugging the syntax errors that should abound in your code.
>
>Other than that a cave man can learn VHDL.
>



if rising_edge(SUN) then
if visible(MAMOUTH) then
hunt(MAMMOUTH);
eat_as_much_as_you_can();
else
hungry<='1';
end if;
end if;

Maybe I should trie to harvest berries to avoid this hungry signal
being asserted! As soon as copper=(others=>'1') I will start on it.

 
Reply With Quote
 
Andy Peters
Guest
Posts: n/a
 
      11-15-2006
james wrote:

> Other than that a cave man can learn VHDL.


There's a car-insurance commercial in here, somewhere.

-a

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL and Verilog - 15 x Contract Engineers Required Urgently - Long Term Contract Specialist Verilog Engineers Roles VHDL 0 06-27-2007 01:09 PM
VHDL-2002 vs VHDL-93 vs VHDL-87? afd VHDL 1 03-23-2007 09:33 AM
Free Receuitment Service for Recent Graduate FPGA Engineers FPGASPS VHDL 0 03-19-2006 08:02 PM
Software Development Engineers needed - open source enviro - Seattle C++HeadHunter Java 3 12-13-2004 08:47 PM
Looking to hire 2 senior engineers in FLA rg1@nospam.net Cisco 0 01-25-2004 03:34 AM



Advertisments