![]() |
|
|
|
#1 |
|
Hi all,
I need to make a delay but i dont know how i should realise this. "A" ................... "B"......................."C" .._____ .............. _____ ............... _____ |.........|.signal A.|........|.signal B.|.........| |.........|-------->|........|-------->|.........| |_____|.............|_____|.............|_____| ....|_____________________________^ .........................signal C Signal B arrives 12 clock cycles later than signal C. When signal B arrives at "C" the signal C has allready changed but i need the first value. I would like to make a shift register to delay it. Can some1 please help me to realize this in a process ? Thanks in advance! RobertBon Last edited by RobertBon : 11-06-2006 at 11:49 AM. |
|
|
|
|
|
|
#2 |
|
Junior Member
Join Date: Oct 2006
Posts: 4
|
Why is there nobody who wants to help me?
RobertBon |
|
|
|
![]() |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| loop according to the delay | kavidream24 | Software | 0 | 12-23-2008 02:18 AM |
| Writing Register code in vhdl | amirster | Hardware | 2 | 06-11-2007 03:22 PM |
| Toshiba to delay HD DVD player launch | Allan | DVD Video | 12 | 12-27-2005 03:45 PM |
| DVD Register Beta Testers Needed | Tom Orlofsky | DVD Video | 1 | 12-22-2003 02:21 AM |
| Disney Treasures 3 Delay: Tin Can Alley. | Scot Gardner | DVD Video | 0 | 11-16-2003 11:56 PM |