![]() |
|
|
|
#1 |
|
I've heard only synthesizable on rtl descriptions can be realized on
hardware. So how do we write rtl descriptions? What are the do's and dont's while writing a vhdl code for synthesis? aravind |
|
|
|
|
#2 |
|
Posts: n/a
|
aravind wrote:
> I've heard only synthesizable on rtl descriptions can be realized on > hardware. > So how do we write rtl descriptions? What are the do's and dont's while > writing a vhdl code for synthesis? > Do use a synchronous process. Don't use "wait for". Do start with some known-good examples. http://home.comcast.net/~mike_treseler/ Mike Treseler |
|
|
|
#3 |
|
Posts: n/a
|
Aravind,
Besides the wonderful examples by Mike Treseler, check out some synthesis centric books, like: RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability by Pong P. Chu The website, with code and other collateral is: http://academic.csuohio.edu/chu_p/rtl/index.html I'm using this book in an HDL class I'm teaching, and finding it very useful for synthesis related issues alan ajjc |
|
![]() |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| How to execute an external software from VHDL? And how to interface VHDL with JAVA? | becool_nikks | Software | 0 | 03-06-2009 07:08 PM |
| synthesizable divide operation in VHDL | varshini | Hardware | 0 | 12-02-2008 06:55 AM |
| reading mp3 file in binary format in vhdl | latheesh | General Help Related Topics | 0 | 02-05-2008 05:40 AM |
| Help on auto conversion from Matlab to vhdl on filter design | hardheart | Hardware | 0 | 12-07-2007 09:19 AM |
| ARRAY(n DOWNTO 0) OF STD_LOGIC_VECTOR(m DOWNTO 0) - VHDL | freitass | Hardware | 0 | 11-01-2007 03:44 PM |