Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Interactive Active HDL testbench creator

Reply
Thread Tools

Interactive Active HDL testbench creator

 
 
luca_grossi@hotmail.com
Guest
Posts: n/a
 
      10-30-2006
Hi All,
I was wondering is it possible to create a VHDL testbench interactively
using Active HDL? Similar to what is available with Xilinx ISE. If not
, are their any other methods of achieving something similar via other
means ?

Cheers Luca

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Active-HDL and MegaCore krby_xtrm VHDL 0 11-22-2005 07:44 PM
about hdl testbench Neil VHDL 5 05-16-2005 04:43 PM
Simulink / Active HDL Cosimulation Patrick VHDL 0 10-29-2004 12:30 PM
Active-HDL, bitmap, simulation, Tcl/Tk Stein Kj°lstad VHDL 1 02-11-2004 12:58 PM
Active-hdl POLUX VHDL 0 12-18-2003 01:12 PM



Advertisments