Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - How to compile Xilinx Timing-Simulation library SIMPRIM under NC-Sim

 
Thread Tools Search this Thread
Old 10-24-2006, 09:12 AM   #1
Default How to compile Xilinx Timing-Simulation library SIMPRIM under NC-Sim


Hallo Everyone,

By the Post-PAR Simulation under NC-Sim, i need to compile the Xilinx
Library SIMPRIM, the Solution of Xilinx Homepage are here:

http://www.xilinx.com/xlnx/xil_ans_d... PagePath=5474

but i do not want to use solution 2, because of others reasons, a
pre-compiled libraries are not possible.

And i do not want to use solution 1 too, because i want to do the
simulation with ncvlog+ncelab+ncsim step by step.

Now the problem is:
How can i do this

ncverilog -y $XILINX/verilog/src/simprims $XILINX/verilog/src/glbl.v
+libext+.v <testfixture>.v <design>.v

with ncvlog+ncelab+ncsim?? I know it must be in cds.lib, hdl.var and
so, but how?

Thanks!!!



uvbaz
  Reply With Quote
Old 10-26-2006, 09:08 AM   #2
mysticlol
 
Posts: n/a
Default Re: How to compile Xilinx Timing-Simulation library SIMPRIM under NC-Sim
Have you tried with compxlib command?
Just check
http://toolbox.xilinx.com/docsan/xil...sim0061_9.html

Regards,
Krishna Janumanchi


uvbaz wrote:
> Hallo Everyone,
>
> By the Post-PAR Simulation under NC-Sim, i need to compile the Xilinx
> Library SIMPRIM, the Solution of Xilinx Homepage are here:
>
> http://www.xilinx.com/xlnx/xil_ans_d... PagePath=5474
>
> but i do not want to use solution 2, because of others reasons, a
> pre-compiled libraries are not possible.
>
> And i do not want to use solution 1 too, because i want to do the
> simulation with ncvlog+ncelab+ncsim step by step.
>
> Now the problem is:
> How can i do this
>
> ncverilog -y $XILINX/verilog/src/simprims $XILINX/verilog/src/glbl.v
> +libext+.v <testfixture>.v <design>.v
>
> with ncvlog+ncelab+ncsim?? I know it must be in cds.lib, hdl.var and
> so, but how?
>
> Thanks!!!




mysticlol
  Reply With Quote
Old 10-27-2006, 08:23 AM   #3
uvbaz
 
Posts: n/a
Default Re: How to compile Xilinx Timing-Simulation library SIMPRIM under NC-Sim
Thanks, Krishna

That works, but it is not my ......... anticipation

But does not matter, thanks again.

Cheng

mysticlol schrieb:

> Have you tried with compxlib command?
> Just check
> http://toolbox.xilinx.com/docsan/xil...sim0061_9.html
>
> Regards,
> Krishna Janumanchi
>
>
> uvbaz wrote:
> > Hallo Everyone,
> >
> > By the Post-PAR Simulation under NC-Sim, i need to compile the Xilinx
> > Library SIMPRIM, the Solution of Xilinx Homepage are here:
> >
> > http://www.xilinx.com/xlnx/xil_ans_d... PagePath=5474
> >
> > but i do not want to use solution 2, because of others reasons, a
> > pre-compiled libraries are not possible.
> >
> > And i do not want to use solution 1 too, because i want to do the
> > simulation with ncvlog+ncelab+ncsim step by step.
> >
> > Now the problem is:
> > How can i do this
> >
> > ncverilog -y $XILINX/verilog/src/simprims $XILINX/verilog/src/glbl.v
> > +libext+.v <testfixture>.v <design>.v
> >
> > with ncvlog+ncelab+ncsim?? I know it must be in cds.lib, hdl.var and
> > so, but how?
> >
> > Thanks!!!




uvbaz
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46