Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > VHDL synthesis

Reply
Thread Tools

VHDL synthesis

 
 
lightofspace lightofspace is offline
Junior Member
Join Date: Oct 2006
Posts: 8
 
      10-21-2006
Hallo,
I have a problem in understanding the synthsis of VHDL between if and case statement, and when the synthesis use Flip-Flop or latch?
regards,
ahmad
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL-2002 vs VHDL-93 vs VHDL-87? afd VHDL 1 03-23-2007 09:33 AM
SPARK C-to-VHDL Synthesis tool now supports Windows & Xilinx XST S Gupta VHDL 0 01-13-2004 07:50 AM
Release of SPARK C-to-VHDL Parallelizing High Level Synthesis tool S Gupta VHDL 0 12-28-2003 07:04 PM
SOS! newbie question about synthesizable VHDL : synthesis run successfully but post-synthesis failed... walala VHDL 4 09-09-2003 08:41 AM
what are the possible reasons that successful pre-synthesis simulation + successful synthesis = failed post-synthes walala VHDL 4 09-08-2003 01:51 PM



Advertisments