Conformal LEC of a VHDL design (RTL Vs Netlist)

sharatd · 10-18-2006

Hi all,

I am doing a conformal LEC of my VHDL design. The following are the steps followed:

--> Read in the golden (RTL .vhd) design.
--> Read in the library (.lib) file.
--> Read in the revised (netlist .vhd) design.

When the tool comes to the library cell instance in the netlist, it is giving an error;

:unknown component "X"

But the "X" is present in the library file that I had read in already.

Kindly let me know if I am missing anything.

Thanks & Regards,

Sharath

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
VHDL-2002 vs VHDL-93 vs VHDL-87?	afd	VHDL	1	03-23-2007 09:33 AM
Conformal LEC of a VHDL design (RTL Vs Netlist)	sharatd	VHDL	0	10-18-2006 01:57 PM
How To Control The Z Modeling In Lec(formal Verification Tool)??	subhash	VHDL	0	08-02-2006 02:24 PM
FORMAL VERIFICATION USING CONFORMAL LEC ( CADENCE TOOL)	kitcha	VHDL	5	02-07-2006 10:58 AM