Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > VHDL count error when cascading

Reply
Thread Tools

VHDL count error when cascading

 
 
rob
Guest
Posts: n/a
 
      10-07-2006
I am using 3 * gal22v20's cant change them.
Clocks are all wired together and ripple out is connected to the enable
of the next chip. After compiling the code the MSD decoder does not
count correctly and appears to be taking 9/10 clk pluses to the enable
causing it to run the fast on the 3rd chip. here is the original code
there are no PCB error. Below that is a remodelled VHDL that is giving
errors. Can anyone give me some insighty into this error.
Thanks
Rob

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity segment_cnt is

port(

clk,mr,en,pause, clk_in :in std_logic;
segs :buffer std_logic_vector(6 downto 0);
clk_out ut std_logic;
rco : out std_logic
);

end segment_cnt;

architecture behav of segment_cnt is
begin

cnt_procrocess(clk, mr)
begin
if(mr='0') then segs <= "0000001";
elsif(clk'event and clk ='1') then
if (pause = '0') then segs <= segs;
elsif(en = '0' and pause = '1') then case segs is
when "0000001" => -- 0 goto 1
segs<="1001111";

when "1001111" => -- 1 goto 2
segs<="0010010";

when "0010010" => -- 2 goto 3
segs<="0000110";

when "0000110"=> -- 3 goto 4
segs<="1001100";

when "1001100" => -- 4 goto 5
segs<="0100100";

when "0100100" => -- 5 goto 6
segs<="0100000";

when "0100000" => -- 6 goto 7
segs<="0001111";

when "0000111" => -- 7 goto 8
segs<="0000000";

when "0000000" => -- 8 goto 9
segs<="0001100";

when others => -- 9 goto 0
segs<="0000001";

end case;
end if;
end if;
end process cnt_proc;
clk_out <= clk_in;
rco <= '1'when (segs = "0001100" and en ='0')else '0';
end behav;

I have tried to add a loop in the VHDL to loop 10 time before the count
starts
here is that code and the error that it produced.

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity segment_cnt is

port(

clk,mr,en,pause, clk_in :in std_logic;
segs :buffer std_logic_vector(6 downto 0);
count :buffer std_logic_vector(3 downto 0);
clk_out ut std_logic;
rco : out std_logic
);

end segment_cnt;

architecture behav of segment_cnt is
begin

cnt_procrocess(clk, mr)
begin
if(mr='0') then segs <= "0000001";
elsif(clk'event and clk ='1') then
if (pause = '0') then segs <= segs;
elsif(en = '0' and pause = '1') then

count <= count +1;
if (count ="1001") then
count <= "0000";
else count <= "0000";
end if;
end if;
if(count = "1001" and pause = '1') then case segs is
when "0000001" => -- 0 goto 1
segs<="1001111";

when "1001111" => -- 1 goto 2
segs<="0010010";

when "0010010" => -- 2 goto 3
segs<="0000110";

when "0000110"=> -- 3 goto 4
segs<="1001100";

when "1001100" => -- 4 goto 5
segs<="0100100";

when "0100100" => -- 5 goto 6
segs<="0100000";

when "0100000" => -- 6 goto 7
segs<="0001111";

when "0000111" => -- 7 goto 8
segs<="0000000";

when "0000000" => -- 8 goto 9
segs<="0001100";

when others => -- 9 goto 0
segs<="0000001";

end case;
end if;end if;
end process cnt_proc;
clk_out <= clk_in;
rco <= '1'when (segs = "0001100" and en ='0')else '0';
end behav;

Design optimization (dsgnopt)
Device fitting (pla2jed)
Error: Logic equation for signal count(3).AR is redefining a banked
expression.
Error: Logic equation for signal count(2).AR is redefining a banked
expression.
Error: Logic equation for signal count(1).AR is redefining a banked
expression.
Error: Logic equation for signal count(0).AR is redefining a banked
expression.

 
Reply With Quote
 
 
 
 
Mike Treseler
Guest
Posts: n/a
 
      10-09-2006
rob wrote:

> Can anyone give me some insight into this error.


I don't understand the requirements,
but here is a cleaned up version to look at.

-- Mike Treseler
------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;

entity segment_cnt is
port(

clk, mr, en, pause, clk_in : in std_logic;
segs : buffer std_logic_vector(6 downto 0);
rco : out std_logic
);
end segment_cnt;

architecture behav of segment_cnt is
begin
cnt_proc : process (clk, mr) is
begin
if(mr = '0') then
segs <= "0000001";
rco <= '1';
elsif rising_edge(clk) then
if(en = '0' and pause = '1') then
case segs is
when "0000001" => -- 0 goto 1
segs <= "1001111";
when "1001111" => -- 1 goto 2
segs <= "0010010";
when "0010010" => -- 2 goto 3
segs <= "0000110";
when "0000110" => -- 3 goto 4
segs <= "1001100";
when "1001100" => -- 4 goto 5
segs <= "0100100";
when "0100100" => -- 5 goto 6
segs <= "0100000";
when "0100000" => -- 6 goto 7
segs <= "0001111";
when "0000111" => -- 7 goto 8
segs <= "0000000";
when "0000000" => -- 8 goto 9
segs <= "0001100";
rco <= '0';
when others => -- 9 goto 0
segs <= "0000001";
end case;
end if;
end if;
end process cnt_proc;
end behav;
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Count = Count + 1 Using only std_logic_1164 Doubt efelnavarro09 VHDL 2 01-26-2011 03:49 AM
VHDL-2002 vs VHDL-93 vs VHDL-87? afd VHDL 1 03-23-2007 09:33 AM
need help cascading 3 decoders/counters. weird count sequence k2in5 VHDL 0 10-06-2006 08:48 PM
Count(*) in a Subquery with multiple tables: How does SQL determine which table to generate the Count() from? Kaimuri MCSD 3 12-29-2004 06:38 PM
I am adding a new row to the datagrid dynamically but if i use the Count property of Item it is not showing the count of the new rows being added Praveen Balanagendra via .NET 247 ASP .Net 2 06-06-2004 07:16 AM



Advertisments