Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Simplex in VHDL/FPGA

 
Thread Tools Search this Thread
Old 09-27-2006, 02:46 PM   #1
Default Simplex in VHDL/FPGA


Hi

I'm need to implement a simplex linear programming solution in an
FPGA/VHDL. The object is to take blocks of data samplse from an ADC and
solve a linear cost + linear constraints classical Lin-Prog for each block.

my focus of interest is in ultimately doing this in an FPGA/ASIC - not
in a processor or group of processors.

If you have looked into this before, please let me know what you think!
Thanks


Mounard le Fougueux
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Forum Jump