Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > doubt about packages in vhdl

Reply
Thread Tools

doubt about packages in vhdl

 
 
chaitanyakurmala@gmail.com
Guest
Posts: n/a
 
      09-13-2006
hi all,
i am a beginner in vhdl and i am using xilinx 8.1 and modelsim xe6.0
for my purpose and i am having a doubt on the packages.
i.e.,
let me say i want to write a program on some adder and for that purpose
i have declared a package (say) called adderpackage.
so in my adder program i will use declaration like this

use work.adderpackage.all;

my question is that when xilinx is started and new project is
created.we will have only project name and device name in sources
window and then we have to select device and by right click add new
source i will add my program of adder. so where my package file to be
added and will the program simulates with out addition of package file
in present project.

plz help me in this regard.thanks for help in advance

 
Reply With Quote
 
 
 
 
J.Ram
Guest
Posts: n/a
 
      09-13-2006
Hi,
Tou can add package file(say adderpackage.vhd), in xilinx by right
click on device and add source file and then use GUI to select your
package file and that will be seen in your source.
regards
J.Ram
wrote:
> hi all,
> i am a beginner in vhdl and i am using xilinx 8.1 and modelsim xe6.0
> for my purpose and i am having a doubt on the packages.
> i.e.,
> let me say i want to write a program on some adder and for that purpose
> i have declared a package (say) called adderpackage.
> so in my adder program i will use declaration like this
>
> use work.adderpackage.all;
>
> my question is that when xilinx is started and new project is
> created.we will have only project name and device name in sources
> window and then we have to select device and by right click add new
> source i will add my program of adder. so where my package file to be
> added and will the program simulates with out addition of package file
> in present project.
>
> plz help me in this regard.thanks for help in advance


 
Reply With Quote
 
 
 
 
chaitanyakurmala@gmail.com
Guest
Posts: n/a
 
      09-13-2006
dear ram add source or add new source
let me say i right click device and add new source and in that i
selected VHDL package.and defined the package and saved. again right
click the device and add new source and selected vhdlmodule and written
my design ( in this i called that package defined previously as use
work.adderpackage.all)will it show any error at any point of design
flow. and one more thing do i have to verify the functionality of
package or just syntax checking is enough)
J.Ram wrote:
> Hi,
> Tou can add package file(say adderpackage.vhd), in xilinx by right
> click on device and add source file and then use GUI to select your
> package file and that will be seen in your source.
> regards
> J.Ram
> wrote:
> > hi all,
> > i am a beginner in vhdl and i am using xilinx 8.1 and modelsim xe6.0
> > for my purpose and i am having a doubt on the packages.
> > i.e.,
> > let me say i want to write a program on some adder and for that purpose
> > i have declared a package (say) called adderpackage.
> > so in my adder program i will use declaration like this
> >
> > use work.adderpackage.all;
> >
> > my question is that when xilinx is started and new project is
> > created.we will have only project name and device name in sources
> > window and then we have to select device and by right click add new
> > source i will add my program of adder. so where my package file to be
> > added and will the program simulates with out addition of package file
> > in present project.
> >
> > plz help me in this regard.thanks for help in advance


 
Reply With Quote
 
J.Ram
Guest
Posts: n/a
 
      09-14-2006
Hi,
right click on device and use add source for existing vhdl file, and
new source for new file
tet written.
for package syntex chech is enough in my knowledge.
Regards
J.Ram
wrote:
> dear ram add source or add new source
> let me say i right click device and add new source and in that i
> selected VHDL package.and defined the package and saved. again right
> click the device and add new source and selected vhdlmodule and written
> my design ( in this i called that package defined previously as use
> work.adderpackage.all)will it show any error at any point of design
> flow. and one more thing do i have to verify the functionality of
> package or just syntax checking is enough)
> J.Ram wrote:
> > Hi,
> > Tou can add package file(say adderpackage.vhd), in xilinx by right
> > click on device and add source file and then use GUI to select your
> > package file and that will be seen in your source.
> > regards
> > J.Ram
> > wrote:
> > > hi all,
> > > i am a beginner in vhdl and i am using xilinx 8.1 and modelsim xe6.0
> > > for my purpose and i am having a doubt on the packages.
> > > i.e.,
> > > let me say i want to write a program on some adder and for that purpose
> > > i have declared a package (say) called adderpackage.
> > > so in my adder program i will use declaration like this
> > >
> > > use work.adderpackage.all;
> > >
> > > my question is that when xilinx is started and new project is
> > > created.we will have only project name and device name in sources
> > > window and then we have to select device and by right click add new
> > > source i will add my program of adder. so where my package file to be
> > > added and will the program simulates with out addition of package file
> > > in present project.
> > >
> > > plz help me in this regard.thanks for help in advance


 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL Packages, Coding Styles for Arithmetic Operations and VHDL-200xAdditions Amal VHDL 1 03-04-2010 04:09 AM
Python Packages : A loomingproblem? packages might no longer work? (well not on your platform or python version anyway) David Lyon Python 19 04-23-2009 11:10 PM
Search Engine Optimization Packages India, SEO Packages Hyderabad,SEO Packages Firm visioninfosyslinks@gmail.com HTML 0 12-20-2007 08:45 AM
VHDL-2002 vs VHDL-93 vs VHDL-87? afd VHDL 1 03-23-2007 09:33 AM
Do the javax.imageio packages replace packages in com.sun.image? Paul Smith Java 0 11-18-2003 02:58 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57