POST SYNTHESIS SIMULATION

09-01-2006

hi,

i have a problem in post synthesis simulation with MODELSIM.......
after synthesising my vhdl code a .vho file and .sdo file ( i m using
ALTERA QUARTUS) is genrated..........now when i compile my .vho file
with modelsim for timing simulation..........it needs some libraries of
device being selected. i m using CYCLONE (ALTERA) .......so anybody can
provide me a list of such libraries or where can i find these
libraries.......

thank you

ashwani anand

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
What to do when post-synthesis simulation do not pass	jasonL	VHDL	2	06-04-2007 02:22 PM
post-synthesis simulation issues with ModelSim	sergey	VHDL	2	11-07-2006 01:57 AM
Difference between Functional and Post-Synthesis Simulation	Peppe	VHDL	3	09-10-2006 11:43 PM
SOS! newbie question about synthesizable VHDL : synthesis run successfully but post-synthesis failed...	walala	VHDL	4	09-09-2003 08:41 AM
what are the possible reasons that successful pre-synthesis simulation + successful synthesis = failed post-synthes	walala	VHDL	4	09-08-2003 01:51 PM