![]() |
|
|
|
#1 |
|
Hello! I am starting a new System Verification approach, and have found mailboxes to be the best implementation for my problem. The issue is that VHDL doesn´t have any such construct as SystemVerilog. Do you know of any VHDL implementation that could be used ? Best thanks, Fran. Verification Consultant |
|
|
|
|
#2 |
|
Posts: n/a
|
Verification Consultant wrote:
> I am starting a new System Verification approach, > and have found mailboxes to be the > best implementation for my problem. > The issue is that VHDL doesn´t have any such > construct as SystemVerilog. Do you know of any > VHDL implementation that could be used ? VHDL has nothing like that built-in, but it does allow you build any sort of buffering you like for simulation using access types and protected types. -- Mike Treseler Mike Treseler |
|
|
|
#3 |
|
Posts: n/a
|
I've implemented mailboxes using linked lists in VHDL and the method
has worked well for me in several testbenches. Look at Dr. Ashenden's book for some code. Verification Consultant wrote: > Hello! > > I am starting a new System Verification approach, > and have found mailboxes to be the > best implementation for my problem. > The issue is that VHDL doesn´t have any such > construct as SystemVerilog. Do you know of any > VHDL implementation that could be used ? > > Best thanks, > > Fran. Reuven |
|
![]() |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| How to execute an external software from VHDL? And how to interface VHDL with JAVA? | becool_nikks | Software | 0 | 03-06-2009 07:08 PM |
| Vending machine using VHDL | arie | General Help Related Topics | 0 | 03-05-2009 05:45 AM |
| Help on auto conversion from Matlab to vhdl on filter design | hardheart | Hardware | 0 | 12-07-2007 09:19 AM |
| ARRAY(n DOWNTO 0) OF STD_LOGIC_VECTOR(m DOWNTO 0) - VHDL | freitass | Hardware | 0 | 11-01-2007 03:44 PM |
| vhdl code | amirster | Hardware | 0 | 05-10-2007 07:28 AM |