![]() |
|
|
|
#1 |
|
hi
currently putting together misc cpu design. i'm doing the docs first, but would like advice on vhdl tools and asic tools which would be appropriate. http://indi.joox.net cheers jacko |
|
|
|
|
#2 |
|
Posts: n/a
|
jacko wrote: > hi > > currently putting together misc cpu design. i'm doing the docs first, > but would like advice on vhdl tools and asic tools which would be > appropriate. > > http://indi.joox.net > > cheers BSD licence fpga design files to download. 16 bit chip no ram or rom is about 24 blue blocks on a cyclone II with plenty of free gates. needs verification. cheers. jacko |
|
![]() |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Error: Physical sythesis tool PALAC is not supported by Formal Verification tool Conf | bbiandov | Software | 0 | 12-22-2008 05:25 AM |
| Sewing, Embroidery & SignMaking Software.. | embsupply | Software | 0 | 10-02-2007 04:29 PM |
| Sewing, Embroidery & SignMaking Software.. | embsupply | Software | 0 | 08-14-2007 04:01 PM |
| network design help....... | bunty4u | The Lounge | 1 | 04-08-2007 04:39 AM |
| Re: Reference Material On Server Chassis Design? | AG | A+ Certification | 0 | 01-30-2004 06:12 PM |