Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Using Altera LPM megafunctions in Quartus II and VHDL in general

Thread Tools

Using Altera LPM megafunctions in Quartus II and VHDL in general

Posts: n/a
Shannon wrote:
> Oh I forgot one last thing. What do people think of the book:
> RTL Hardware Design Using VHDL: Coding for Efficiency, Portability,
> and Scalability by Pong P. Chu.
> I was thinking of adding that one to my new collection:
> The Designer's Guide to VHDL, Second Edition By: Peter J. Ashenden
> VHDL for Logic Synthesis By: Andrew Rushton
> Circuit Design with VHDL By: Volnei A. Pedroni
> A VHDL Synthesis Primer, Second Edition By: Jayaram Bhasker


I have both Ashenden and Chu books. The Ashenden one covers the VHDL
language and is good for modeling and testbench development. The Chu
book focuses on hardware design and covers only a subset of VHDL and is
good for synthesis. The two books are actually complementary. I feel
they are the leading texts in the two areas.

The Chu book advocates a coding style in which the VHDL code reflects
the hardware structure. I like this approach but some people feel it
is not "abstract" enough. There is a sample chapter on line and
you can read it and decide whether you like it or not.

There are two advanced features in the book. One is two chapters in
parameterized design. This will be very helpful if you are going to
develop reusable IP modules. The other is a comprehensive chapter on
synchronization and data transfer between two clock domains. It is an
important topic if you are serious about the digital system design.

Hope this helps.


Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Altera Quartus, libraries and mixed VHDL / (SYSTEM)VERILOG error Peter Bluer VHDL 1 01-07-2010 06:05 PM
Quartus II LPM simulation feiman VHDL 0 02-12-2009 11:06 AM
Altera Quartus II VHDL code compilation process ssylee VHDL 1 10-26-2008 06:40 AM
portable (VHDL) vs. non-portable (altera LPM) approaches to signed computations Eli Bendersky VHDL 1 03-01-2006 02:43 PM
Adding constraints in Simplify and Altera Quartus Juan Carlos Allica VHDL 2 01-25-2006 12:28 PM