|
|
|
|
|
|||||||
 |
VHDL - Design of Usart(synchronous) in Vhdl using Quartus |
|
|
Thread Tools | Search this Thread |
08-18-2006, 10:12 AM
|
#1 |
Design of Usart(synchronous) in Vhdl using Quartus
Hi ,
Can anyone tell me what are the steps in design of synchronous serial communication and testing using Quartus. The target device is CPLD (Altera) athulyapg |
|
|
|
|
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| How to execute an external software from VHDL? And how to interface VHDL with JAVA? | becool_nikks | Software | 0 | 03-06-2009 07:08 PM |
| Error: Physical sythesis tool PALAC is not supported by Formal Verification tool Conf | bbiandov | Software | 0 | 12-22-2008 05:25 AM |
| Help on auto conversion from Matlab to vhdl on filter design | hardheart | Hardware | 0 | 12-07-2007 09:19 AM |
| Sewing, Embroidery & SignMaking Software.. | embsupply | Software | 0 | 10-02-2007 04:29 PM |
| Conformal LEC of a VHDL design (RTL Vs Netlist) | sharatd | Hardware | 0 | 10-18-2006 02:47 PM |
