Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Design of Usart(synchronous) in Vhdl using Quartus

Thread Tools

Design of Usart(synchronous) in Vhdl using Quartus

athulyapg athulyapg is offline
Junior Member
Join Date: Aug 2006
Posts: 2
Hi ,

Can anyone tell me what are the steps in design of synchronous serial communication and testing using Quartus. The target device is CPLD (Altera)
Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL Operator associativity (Quartus II VHDL parser bug?) fons VHDL 0 06-18-2008 10:07 PM
Using Altera LPM megafunctions in Quartus II and VHDL in general Shannon VHDL 20 08-25-2006 12:24 PM
Quartus 4.1 VHDL bug? Jeroen VHDL 5 09-19-2004 05:49 AM
Quartus VHDL problem with aggregate and type cast rickman VHDL 3 07-15-2003 04:24 AM
Re: Quartus bug or wrong VHDL? Paul Leventis VHDL 0 06-24-2003 02:10 AM