Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > vhdl -> xml parser

Reply
Thread Tools

vhdl -> xml parser

 
 
=?ISO-8859-1?Q?Sch=FCle_Daniel?=
Guest
Posts: n/a
 
      07-14-2006
Hello,

I am writing in Python small VHDL package parser
I wonder whether there is a free VHDL -> XML parser

so I could extract the information using one of available XML parsers

it could be a binary or source code(language doesn't matter)

Regards, Daniel
 
Reply With Quote
 
 
 
 
Mike Treseler
Guest
Posts: n/a
 
      07-14-2006
Schüle Daniel wrote:

> I am writing in Python small VHDL package parser
> I wonder whether there is a free VHDL -> XML parser


A VHDL source file is not valid XML so
maybe you mean a text to XML converter.

I don't understand how this
would help with parsing a VHDL package.

-- Mike Treseler
 
Reply With Quote
 
 
 
 
Amal
Guest
Posts: n/a
 
      07-14-2006
Any language including HDLs can be parsed to a Abstract Syntax Tree or
a Control/Data Flow graph and this intermediate format can be saved in
say XML. And other tools (like simulators, synthesis, formal, ...) can
use this XML to do some kind of processing or manipulate the tree and
display it....

EdaXML or other standards are coming that use XML for this. You can
find some information on:
http://xml.coverpages.org/xmlAndEDA.html
More examples here:
http://www.moxon.com/2001/11/16/chan...111161130.html

I can imagine big EDA venors already use some sort of XML
representation. Synopsys's CoreTools (CoreAssembler, CoreCunsultant),
and Mentor's Platform express use SPIRIT
(http://www.spiritconsortium.com) for IP integration using XML.

I guess a starting point is to do the parser and then define the XML
representation and dump the parse tree or Control/Data Flow graph in
XML.
-- Amal

 
Reply With Quote
 
Ira Baxter
Guest
Posts: n/a
 
      07-15-2006
"Amal" <(E-Mail Removed)> wrote in message
news:(E-Mail Removed) oups.com...
> Any language including HDLs can be parsed to a Abstract Syntax Tree or
> a Control/Data Flow graph and this intermediate format can be saved in
> say XML. And other tools (like simulators, synthesis, formal, ...) can
> use this XML to do some kind of processing or manipulate the tree and
> display it....
>
> EdaXML or other standards are coming that use XML for this. You can
> find some information on:
> http://xml.coverpages.org/xmlAndEDA.html
> More examples here:
> http://www.moxon.com/2001/11/16/chan...111161130.html
>
> I can imagine big EDA venors already use some sort of XML
> representation. Synopsys's CoreTools (CoreAssembler, CoreCunsultant),
> and Mentor's Platform express use SPIRIT
> (http://www.spiritconsortium.com) for IP integration using XML.
>
> I guess a starting point is to do the parser and then define the XML
> representation and dump the parse tree or Control/Data Flow graph in
> XML.
> -- Amal


Our DMS Software Reengineering Toolkit parses Verilog and VHDL
in several dialects and can export XML. We don't often recommend
this option because the XML is usually enormous. YMMV.

http://www.semanticdesigns.com/Produ...MSToolkit.html


--
Ira Baxter, CTO
www.semanticdesigns.com



 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
VHDL Operator associativity (Quartus II VHDL parser bug?) fons VHDL 0 06-18-2008 10:07 PM
XML::Parser Installation error: XML-Parser-2.34 Sean Perl Misc 3 10-03-2006 01:23 AM
XML::Parser Installation error: XML-Parser-2.34 Sean Perl Misc 0 10-02-2006 06:20 PM
Different results parsing a XML file with XML::Simple (XML::Sax vs. XML::Parser) Erik Wasser Perl Misc 5 03-05-2006 10:09 PM
XML-Parser to XML-Parser communication (encoding issues?) arne Perl Misc 0 09-13-2005 12:53 PM



Advertisments