Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Creating Simulation Models

 
Thread Tools Search this Thread
Old 07-06-2006, 07:56 AM   #1
Default Creating Simulation Models


i have found many IP Core packages having a 'VHDL Simulation model' and
a 'Bitstream' but not having the synthesizable VHDL code,

my question is how can i make a VHDL simulation model of my custom VHDL
code just like that, because i will be porting it on a testbench.

-yin



yy7d6@yahoo.com.ph
  Reply With Quote
Old 07-06-2006, 01:10 PM   #2
D Stanford
 
Posts: n/a
Default Re: Creating Simulation Models


wrote:
> i have found many IP Core packages having a 'VHDL Simulation model' and
> a 'Bitstream' but not having the synthesizable VHDL code,
>
> my question is how can i make a VHDL simulation model of my custom VHDL
> code just like that, because i will be porting it on a testbench.
>
> -yin


IP CORESs don't have synthesizable code attached to them for a couple
reasons. Maybe the code is too proprietary to give to you. Maybe the
vendor doesn't trust the synthesizer to convert correctly for their
FPGA.

However, just because cores provide simulation only vhdl files, doesn't
mean that it's necessary for you to do the same. If you have VHDL code,
it is simulateable. The only reason I can think to make a simulation
specific version of the code is if you'll get large speed increases on
the simulation.

Dave

  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Forum Jump