Creating Simulation Models

i have found many IP Core packages having a 'VHDL Simulation model' and
a 'Bitstream' but not having the synthesizable VHDL code,

my question is how can i make a VHDL simulation model of my custom VHDL
code just like that, because i will be porting it on a testbench.

-yin

yy7d6@yahoo.com.ph

wrote:
> i have found many IP Core packages having a 'VHDL Simulation model' and
> a 'Bitstream' but not having the synthesizable VHDL code,
>
> my question is how can i make a VHDL simulation model of my custom VHDL
> code just like that, because i will be porting it on a testbench.
>
> -yin

IP CORESs don't have synthesizable code attached to them for a couple
reasons. Maybe the code is too proprietary to give to you. Maybe the
vendor doesn't trust the synthesizer to convert correctly for their
FPGA.

However, just because cores provide simulation only vhdl files, doesn't
mean that it's necessary for you to do the same. If you have VHDL code,
it is simulateable. The only reason I can think to make a simulation
specific version of the code is if you'll get large speed increases on
the simulation.

Dave