Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > RESET SIGNAL IN .VWF

Reply
Thread Tools

RESET SIGNAL IN .VWF

 
 
john
Guest
Posts: n/a
 
      07-05-2006
Hi,
I am trying to define RESET signal, high for like 20nsec and then low
for the whole 20msec simulation. I am using QuatrusII. I have tried the
shrink grow option, count value option but I am unable to define it .
Please advice , if somebody has done it before. I want to define the
RESET signal in waveform vector file not in VHDL test bench.

Thanks
John

 
Reply With Quote
 
 
 
 
Ricardo
Guest
Posts: n/a
 
      07-05-2006
http://www.google.com/search?hl=en&l...dl&btnG=Search

Google for more!

john escreveu:

> Hi,
> I am trying to define RESET signal, high for like 20nsec and then low
> for the whole 20msec simulation. I am using QuatrusII. I have tried the
> shrink grow option, count value option but I am unable to define it .
> Please advice , if somebody has done it before. I want to define the
> RESET signal in waveform vector file not in VHDL test bench.
>
> Thanks
> John


 
Reply With Quote
 
 
 
 
john
Guest
Posts: n/a
 
      07-07-2006
Hi,
Thanks for the links. I need to define the asynch Reset signal in
vector waveform file of QuatrusII. How can the wait statement will help
me to do that? Please advice!
John
Ricardo wrote:
> http://www.google.com/search?hl=en&l...dl&btnG=Search
>
> Google for more!
>
> john escreveu:
>
> > Hi,
> > I am trying to define RESET signal, high for like 20nsec and then low
> > for the whole 20msec simulation. I am using QuatrusII. I have tried the
> > shrink grow option, count value option but I am unable to define it .
> > Please advice , if somebody has done it before. I want to define the
> > RESET signal in waveform vector file not in VHDL test bench.
> >
> > Thanks
> > John


 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: Signal/Variable Initial Vaues and Evils of Asynchronous Reset Mike Treseler VHDL 0 05-29-2010 10:21 PM
clk synchronization of reset signal axr0284 VHDL 3 02-10-2009 07:04 PM
You will not be able to reset the access - can't reset. jc MCAD 0 12-09-2007 08:58 PM
An implementation of a clean reset signal Eli Bendersky VHDL 37 10-19-2006 06:04 PM
CISCO 7XX / 761 password reset or reset to factory defaults Philipp Flesch Cisco 3 06-18-2006 07:47 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57