Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Synplicity synthesis error

 
Thread Tools Search this Thread
Old 07-13-2006, 09:44 AM   #1
Default Synplicity synthesis error


Hi,

I am using Synplify version 8.5B .While synthesizing my vhdl code for Actel Axcelerator fpga family,I encountered an error message like:



Error Code <acmap.c:2178 primitive not handled yet>
@E:Internal Error in m_actel.exe
Stack trace
===========
00410e27 00410e27 005e2f66 00411b84 00410cb0 0040ffd0 00571658 00571694
00411990 00571694 00411990 00571557 00411990 00571740 00411990 0040eb10
00415490 00411990 0040eb10 0040ed00 0040e970 0040e9d0 0040e930 0040e258


What does this message mean?


etoktas
etoktas is offline   Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Forum Jump