Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Clocked Delay in VHDL

Thread Tools

Clocked Delay in VHDL
Posts: n/a
Hi --

I'm trying to create a VHDL module that acts as a clocked delay line.
There are two inputs -- SIG and CLK -- and one output -- RESULT.

I want all clock transitions on SIG (both positive and negative) to be
delayed by CLK cycles and then assigned to RESULT. The delay will very
likely be longer than the pulse width of SIG (but obviously shorter
than the repetition rate).

For example SIG may be a 100us long pulse repeating every second. CLK
could be 100kHz. The requirement may be to delay SIG by 1ms. There is
no system clock available to provide a calibrated delay; I need to use
the CLK signal which is being derived within the CPLD (and which is not
related to the global clock in the chip/.

I've spent the afternoon playing with this, and can get the rising edge
to delay the way I want it to. But when SIG falls, RESULT does not
follow. I suspect this is because my simple process is is looping
through its delay when SIG falls, and therefore the transition is

Any suggestions on how to implement this would be greatly appreciated.



Reply With Quote

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: Mixed clocked/combinatorial coding styles VHDL 0 08-18-2008 05:46 PM
latch inferrence in clocked process vu VHDL 3 08-14-2006 12:38 PM
clocked signals john VHDL 3 12-29-2004 11:56 AM
Generating combination signal from within clocked clocked block Valentin Tihomirov VHDL 3 10-28-2003 08:56 AM
Re: clocked file-reading Ajeetha Kumari VHDL 0 07-04-2003 04:22 PM