Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > nesting counters

Reply
Thread Tools

nesting counters

 
 
john
Guest
Posts: n/a
 
      05-08-2006
Hi,

I need some guide lines to cascade three counters. I have two 5 bit
counters ( A and B) and one 14 bit counter ( C). Counter 'A' counts
upto 32 and increment Counter B by one and when counter B will reach to
32 it will increment counter C by one. The maximum count for counter C
is 256.
Should I increment the counter B at the falling edge of the MSB of the
counter A?
Should I increment the counter C on the falling edge of the counter B?

Please advice!
John

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
nesting counters john VHDL 35 06-02-2006 01:38 PM
Module.nesting -> Kernel#nesting Trans Ruby 10 09-16-2005 12:21 AM
Event counters for simulation only _spot_thegthorpe_extra@ee.ryerson.ca VHDL 9 06-28-2005 06:15 PM
long counters in simulation and synthesis Eli Bendersky VHDL 7 10-27-2004 07:22 AM
Q: Cisco Catalyst 3500XL a.o. series counters Martin Bilgrav Cisco 0 11-05-2003 08:59 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57