Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Re: Access inner signal in DUT

Reply
Thread Tools

Re: Access inner signal in DUT

 
 
Ajeetha
Guest
Posts: n/a
 
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
For verification, what's the best way to introduce delay offsetbetween a DUT's data array? py VHDL 1 02-20-2013 06:56 AM
How to force an internal wire which is deep inside DUT hierachy attop level testbench using VHDL design? One Cent VHDL 7 09-10-2012 10:53 PM
Regarding to the DUT configuration in testbench JSreeniv VHDL 1 08-04-2011 05:22 AM
VCS simulation for VHDL DUT and Verilog test bench kartikey VHDL 0 12-18-2007 02:54 PM
dynamic link creation (re-send dut to error) Steve ASP .Net 0 05-25-2005 04:34 PM



Advertisments