Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Synplify RAMB16 timing

Reply
Thread Tools

Synplify RAMB16 timing

 
 
Micha Nelissen
Guest
Posts: n/a
 
      10-05-2005
Hi,

Using Synplify Pro 8.2.0, targetting Xilinx Virtex-4 LX15, grade -10. I
have instantiated a RAMB16 component, but I notice that it does not matter
whether or not I set DOAREG and REGCEA to '1' or '0' (which should enable
output register), the delay from CLK to DOA is always 2.10 ns, which seems
to indicate synplify is using the delay without output register.

Does anyone know how to fix this, or what I am doing wrong ?

Thanks in advance,

Micha
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Synplify to Quartus IO standard Pierre-Louis VHDL 3 03-14-2005 05:52 PM
Synplify Clock Rate Question Andrew Hall VHDL 0 04-12-2004 08:46 AM
Synplify VHDL & Tcl Pierre-Louis VHDL 5 10-16-2003 03:49 PM
Synplify doesn't like it... MM VHDL 3 10-03-2003 04:46 PM
Is it a bug of synplify? Kot VHDL 3 08-30-2003 08:49 PM



Advertisments