Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - WARNING:HDLParsers:3481

 
Thread Tools Search this Thread
Old 09-13-2005, 06:49 PM   #1
Default WARNING:HDLParsers:3481


I have been using CoreGen to generate the DCMs on a Spartan3 project. After
going through the wizzard, I can select the .XCO in the process window, and
can view two files, the HDL Source and the HDL Instantiation Template. I
don't worry about the source file. The template file, I cut, paste, and
fill in the blanks with my signals.

Things went a little different with an Async FIFO generation. When
selecting the fifo.xco source, instead of two files, I can view only one
file, called the Functional Model. What's the difference? I was able, I
think, to figure out the instantiation of this generated device although I
am getting a WARNING:HDLParsers:3481 - No primary, secondary unit in the
file, warning and consequently an excamation point near the check syntex
process in my top design. How do I get rid of this warning, and where, in
general, do I look up HDLParsers warnings/errors?

Brad Smallridge
a i v i s i o n . c o m








Brad Smallridge
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46