Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > warning when using design compiler

Reply
Thread Tools

warning when using design compiler

 
 
sravan reddy
Guest
Posts: n/a
 
      08-14-2005
hai,

when i am compiling my SYSTEMC code with design compiler
i am getting the following warnings

Warning : No sequential cell of target library has synchronous
set/reset inputs as required by cell 'out1_reg/out1_reg[24]' (OPT-601)

and

Warning: Unable to find net instance 'generate/loop_11/n43' in design
'count'. (DDB-95)


if any one know how to handle this issues plz help me

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
warning C4267 and warning C4996 B. Williams C++ 17 10-27-2006 09:41 PM
Baffling compiler warning using clone() Wes Harrison Java 6 07-02-2006 05:51 PM
Warning: WARNING Charles Computer Support 7 08-16-2005 09:07 PM
Re: A code fix for MSVC warning C4267 (64-bit compatibility warning,e.g. Boost Spirit) Pete Becker C++ 0 02-10-2005 01:13 PM
Compiler warning when using vector of pointers Adrian C++ 5 10-31-2004 11:09 PM



Advertisments