Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Model Simulation

Reply
Thread Tools

Model Simulation

 
 
swiss student
Guest
Posts: n/a
 
      07-29-2005
Dear All

I am not very familiar with Model Sim tool, I have to simulate a
structural description of a design. I am done with the coding part I
compiled and luckily there are no errors but Now I want to simulate
this VHDL code.

I tried to follow the Help manual available with the model sim help
option ....I trid to creat a clock as was mentioned in the manual
--------------force clk 1 50, 0 100 -repeat 100 and then i followed the
steps as was mentioned in the manual....

my prob now is that the wave window does not show any clock signal at
all ...it has though added the clk ,rest ..input output and other
signal but it shows clock and other signls as U

so can soem one please tell how can I see the clock wave in the wave
window r let me know wat is teh mistake i am doing now ,,,,

thnks in advance for ur help

Suresh

 
Reply With Quote
 
 
 
 
Andy Peters
Guest
Posts: n/a
 
      07-29-2005
swiss student wrote:
> Dear All
>
> I am not very familiar with Model Sim tool, I have to simulate a
> structural description of a design. I am done with the coding part I
> compiled and luckily there are no errors but Now I want to simulate
> this VHDL code.
>
> I tried to follow the Help manual available with the model sim help
> option ....I trid to creat a clock as was mentioned in the manual
> --------------force clk 1 50, 0 100 -repeat 100 and then i followed the
> steps as was mentioned in the manual....
>
> my prob now is that the wave window does not show any clock signal at
> all ...it has though added the clk ,rest ..input output and other
> signal but it shows clock and other signls as U
>
> so can soem one please tell how can I see the clock wave in the wave
> window r let me know wat is teh mistake i am doing now ,,,,


You need to learn how to write a real test bench.

-a

 
Reply With Quote
 
 
 
 
Ajeetha
Guest
Posts: n/a
 
      07-30-2005
Suresh,
As Mike said, learn to write Testbenches - that will go a long way
and is worth than spending time to figure out how to get Model Sim
generate vectors for you via TCL etc. Do a google search for VHDL
Testbench tutorial, one starting point can be:

http://www.vhdl-online.de/~vhdl/tuto...#pgfId-1003968

Good luck
Aji
http://www.noveldv.com

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Problem with post-route simulation / timing simulation jasperng VHDL 0 11-27-2008 06:23 AM
Convert Java Model to Java Model without XML erinbot@gmail.com Java 1 10-06-2006 09:00 PM
modelsim crashs with large ram simulation model Hongtu VHDL 3 10-08-2004 11:06 AM
Simulation Model for SRAM ALuPin VHDL 2 02-22-2004 03:05 AM
simulation model of Motorola PowerQuicc 60x bus. migdal@surf.co.il VHDL 0 08-24-2003 08:25 AM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57