![]() |
|
|
|||||||
![]() |
VHDL - vhdl source cross-referencing tool |
|
|
Thread Tools | Search this Thread |
|
|
#1 |
|
Is anyone aware of a software package that can cross reference vhdl language
components and instantiations of those components? For instance if I see a name of something in a piece of code and I don't know where it is defined (or what it does) I can then click on that name and be linked to the code where it is defined. another thing that would be helpful is some kind of graphical hierarchy of entities, components and the like (I don't mean a schematic). something like what is available in visual c++ and other software design entry tools where object oriented concepts/relationships can be represented graphically. I am dealing with a large set of unfamiliar vhdl with alot of component hierchies. I'd like to quickly understand and parse through this code with some kind of tool like i have described above. thanks -- Geoffrey Wall Masters Student in Electrical/Computer Engineering Florida State University, FAMU/FSU College of Engineering Cell Phone: 850.339.4157 ECE Machine Intelligence Lab http://www.eng.fsu.edu/mil MIL Office Phone: 850.410.6145 Center for Applied Vision and Imaging Science http://cavis.fsu.edu/ CAVIS Office Phone: 850.645.2257 geoffrey wall |
|
|
|
|
#2 |
|
Posts: n/a
|
Compile it and use the simulator to trace your hierarchy.
If you have additional $$ see http://www.stelartools.com/ > Is anyone aware of a software package that can cross reference vhdl language > components and > instantiations of those components? > For instance if I see a name of something in a piece of code and I don't > know where it is defined (or what it does) > I can then click on that name and be linked to the code where it is defined. > another thing that would be helpful is some kind of graphical hierarchy of > entities, components > and the like (I don't mean a schematic). something like what is available in > visual c++ and other > software design entry tools where object oriented concepts/relationships can > be represented graphically. > I am dealing with a large set of unfamiliar vhdl with alot of component > hierchies. I'd like to quickly understand > and parse through this code with some kind of tool like i have described > above. > > > thanks > -- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~ Jim Lewis Director of Training private.php?do=newpm&u= SynthWorks Design Inc. http://www.SynthWorks.com 1-503-590-4787 Expert VHDL Training for Hardware Design and Verification ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~ Jim Lewis |
|
|
|
#3 |
|
Posts: n/a
|
|
|
|
|
#4 |
|
Posts: n/a
|
Daniel Leu |
|
|
|
#5 |
|
Posts: n/a
|
geoffrey wall wrote:
> Is anyone aware of a software package that can cross reference vhdl language > components and > instantiations of those components? http://opensource.ethz.ch/emacs/vhdl-mode.html -- Mike Treseler Mike Treseler |
|
|
|
#6 |
|
Posts: n/a
|
HI,
Debussy tool may help you in this regard. Cheers, Raghavendra geoffrey wall wrote: > Is anyone aware of a software package that can cross reference vhdl language > components and > instantiations of those components? > For instance if I see a name of something in a piece of code and I don't > know where it is defined (or what it does) > I can then click on that name and be linked to the code where it is defined. > another thing that would be helpful is some kind of graphical hierarchy of > entities, components > and the like (I don't mean a schematic). something like what is available in > visual c++ and other > software design entry tools where object oriented concepts/relationships can > be represented graphically. > I am dealing with a large set of unfamiliar vhdl with alot of component > hierchies. I'd like to quickly understand > and parse through this code with some kind of tool like i have described > above. > > > thanks > > -- > Geoffrey Wall > Masters Student in Electrical/Computer Engineering > Florida State University, FAMU/FSU College of Engineering > > Cell Phone: > 850.339.4157 > > ECE Machine Intelligence Lab > http://www.eng.fsu.edu/mil > MIL Office Phone: > 850.410.6145 > > Center for Applied Vision and Imaging Science > http://cavis.fsu.edu/ > CAVIS Office Phone: > 850.645.2257 raghurash@rediffmail.com |
|
|
|
#7 |
|
Posts: n/a
|
You can use VIM - the free editor.
The VIM has a tag feature to jump to a component, package, signal declaration or a procedure/function. VIM has a plugin called project.vim which when combined with tags is extremely powerful. To use tags feature, you need to create a file which defines the relation between tag and where it is present. I have got a perl script which can create such file for you. The good part about this is, it is free. The bad part is it takes some time to learn. Shankar () RS |
|
|
|
#8 |
|
Posts: n/a
|
Hi,
Which simulator do you use? I use VCS-MX and its new front-end DVE can do this quite well. You double-click on the module/entity name and it takes you to the definition. HTH Ajeetha http://www.noveldv.com Ajeetha |
|
![]() |
| Thread Tools | Search this Thread |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| The basic standard of real Excel-like reporting tool | freezea | Software | 0 | 08-04-2009 03:40 PM |
| Which is better for reporting tool: open source or charge? | freezea | Software | 0 | 05-21-2009 02:10 PM |
| How to execute an external software from VHDL? And how to interface VHDL with JAVA? | becool_nikks | Software | 0 | 03-06-2009 07:08 PM |
| Error: Physical sythesis tool PALAC is not supported by Formal Verification tool Conf | bbiandov | Software | 0 | 12-22-2008 05:25 AM |
| The Non-Arguable Case Against the Bush Administration 1 | Sara | DVD Video | 65 | 11-07-2004 02:42 AM |