Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Re: Cordic-based Sine Computer in MyHDL

Reply
Thread Tools

Re: Cordic-based Sine Computer in MyHDL

 
 
Kolja Sulimma
Guest
Posts: n/a
 
      05-04-2006
Jan Decaluwe schrieb:
> - it shows how you can use non-synthesizable constructs in MyHDL
> and still get synthesizable Verilog out of it (Really!)


I heard a research talk on a GI workshop that talked about using simple
XSLT translations to make common unsynthesizable VHDL code synthesizable.

IMHO it is embarrassing that a 2006 compiler cannot synthesize

if rising_edge(clk) and enable='1' then...

Kolja Sulimma
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Why MyHDL? Jan Decaluwe VHDL 5 12-24-2008 10:09 PM
MyHDL Blubaugh, David A. Python 0 02-18-2008 05:21 PM
Re: [ANNOUNCE] MyHDL 0.5 released Michael Python 5 01-22-2006 11:33 PM
ANNOUNCE: MyHDL 0.4 Jan Decaluwe Python 2 02-05-2004 10:02 PM
ANNOUNCE: MyHDL 0.4 Jan Decaluwe VHDL 2 02-05-2004 10:02 PM



Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57