Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > FATAL_ERROR:Xst:xstedge.c:128:1.4 ???

Reply
Thread Tools

FATAL_ERROR:Xst:xstedge.c:128:1.4 ???

 
 
Mich
Guest
Posts: n/a
 
      05-26-2005
Hi
I 'm programming something and with this code I don't get any error

tel := tel +1;
if (tel = 4) then
tel := 0;
rico := rico + 20;

if (rico = 100) then
rico := 0;
som := 0;
end if;


end if;

som := som + rico;

klx := 170;
grx := 190;


if (x_pos > klx and x_pos < grx) then
if (y_pos > 240 and y_pos < 260) then
sec_tek <= '1';
else
sec_tek <= '0';
end if;
else
sec_tek <= '0';
end if;


but when I change

klx := 170;
grx := 190;

to

klx := 170 + som;
grx := 190 + som;

I get this error message

FATAL_ERROR:Xststedge.c:128:1.4 - Signal tekensec_main_som<0> has no
source after simplification. This may be due to a non load
combinatorial loop. Process will terminate. To resolve this error,
please consult the Answers Database and other online resources at
http://support.xilinx.com. If you need further assistance, please open
a Webcase by clicking on the "WebCase" link at
http://support.xilinx.com


Can somebody help me?

Mich

 
Reply With Quote
 
 
 
 
Neo
Guest
Posts: n/a
 
      05-27-2005
cant be sure without the whole process block but try using "rico"
instead of "som" as its anyhow optimized.

 
Reply With Quote
 
 
 
 
Andy Peters
Guest
Posts: n/a
 
      05-27-2005
Mich wrote:
> Hi
> I 'm programming something and with this code I don't get any error
>
> tel := tel +1;
> if (tel = 4) then
> tel := 0;
> rico := rico + 20;
>
> if (rico = 100) then
> rico := 0;
> som := 0;
> end if;
>
>
> end if;
>
> som := som + rico;
>
> klx := 170;
> grx := 190;
>
>
> if (x_pos > klx and x_pos < grx) then
> if (y_pos > 240 and y_pos < 260) then
> sec_tek <= '1';
> else
> sec_tek <= '0';
> end if;
> else
> sec_tek <= '0';
> end if;
>
>
> but when I change
>
> klx := 170;
> grx := 190;
>
> to
>
> klx := 170 + som;
> grx := 190 + som;
>
> I get this error message
>
> FATAL_ERROR:Xststedge.c:128:1.4 - Signal tekensec_main_som<0> has no
> source after simplification. This may be due to a non load
> combinatorial loop. Process will terminate. To resolve this error,
> please consult the Answers Database and other online resources at
> http://support.xilinx.com. If you need further assistance, please open
> a Webcase by clicking on the "WebCase" link at
> http://support.xilinx.com
>
> Can somebody help me?


Looks like you're a software guy trying to implement hardware ...
you've written a huge combinatorial loop.

-a

 
Reply With Quote
 
Mich
Guest
Posts: n/a
 
      05-29-2005
I know
but the strange thing it
it seams that klx and grx does not change
how is this ^possible?

Mich

 
Reply With Quote
 
Mich
Guest
Posts: n/a
 
      05-29-2005
I know
but the strange thing it
it seams that klx and grx does not change
how is this ^possible?

tomorrow I 'm back at school and post all the code

Mich

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off




Advertisments
 



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57