Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > VHDL-200x-FT Place&Route problem in Quartus II

Reply
Thread Tools

VHDL-200x-FT Place&Route problem in Quartus II

 
 
Divyang M
Guest
Posts: n/a
 
      05-25-2005
Hi,

I am trying to use the new fixed point package by David Bishop but am
having trouble doing place & route in Quartus II v4.2 SP1.

I have 1 design file (.vhd) and because Quartus doesn't have the new
fixed package and math_real libraries yet, I include the following
files with in my project file
- fixed_pkg_c.vhd
- math_real.vhd (downloaded from VHDL 200x site)
- math_real_body.vhd (downloaded from VHDL 200x site)

The synthesis goes fine but I get this error during the fitter stage..

Internal Error: Sub-system: DYGR, File:
dygr_route_timing_info_body.cpp, Line: 1221
full_load_index < m_num_loads
Quartus II Version 4.2 Build 178 01/19/2005 SJ Full Version
Service Pack Installed: 1

Has anyone tried to use these libraries in Quartus successfully and can
anyone help me with this?

Thanks,
Divyang M

 
Reply With Quote
 
 
 
 
Divyang M
Guest
Posts: n/a
 
      05-25-2005
I used to be able to go through the whole Place & Route fine with the
older version of the fixed_pkg dated 2004-11-08

--Divyang M

 
Reply With Quote
 
 
 
 
Divyang M
Guest
Posts: n/a
 
      05-26-2005
It's fixed...there was something wrong in the Quartus settings!

--Divyang M

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Compilation Problem with Quartus II V4.0 (a new joke ?) ELJ VHDL 2 02-25-2005 11:43 AM
A problem with SOPC Builder in Quartus 4.0 Kumar Vijay Mishra VHDL 0 12-20-2004 10:40 AM
A Quartus problem talgry@yahoo.com VHDL 1 11-28-2004 01:17 PM
problem with model-sim altera eda in quartus ulla VHDL 8 09-16-2004 06:34 AM
Quartus VHDL problem with aggregate and type cast rickman VHDL 3 07-15-2003 04:24 AM



Advertisments