Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Synopsys Design Analyzer in command prompt

 
Thread Tools Search this Thread
Old 05-09-2005, 01:42 AM   #1
Default Synopsys Design Analyzer in command prompt


Hi all,

This might not be the best group, but I was not able to find a better one...

Does anyone knows whether it is possible to Synthesize a VHDL design with
Synopsys design_analyzer from a UNIX command prompt. I need to do it
remotely (SSH) without any graphical "connection"?

Thanks in advance.

/Kenneth




Kenneth Brun Nielsen
  Reply With Quote
Old 05-09-2005, 04:17 AM   #2
Tim Hubberstey
 
Posts: n/a
Default Re: Synopsys Design Analyzer in command prompt
Kenneth Brun Nielsen wrote:
> Hi all,
>
> This might not be the best group, but I was not able to find a better one...
>
> Does anyone knows whether it is possible to Synthesize a VHDL design with
> Synopsys design_analyzer from a UNIX command prompt. I need to do it
> remotely (SSH) without any graphical "connection"?


I haven't used Synopsys for a few years, but it certainly used to be
possible. In fact, it used to be the only way available to run it. The
command was 'dc_shell' but, now that Synopsys uses Tcl as the script
language, it might be something else (tcl_shell?).

Synopsys' documentation is extensive so I'm sure the answer is in there.
The help system was called SOLD (Synopsys OnLine Documentation) and it
came on at least two separate CDs.
--
Tim Hubberstey, P.Eng. . . . . . Hardware/Software Consulting Engineer
Marmot Engineering . . . . . . . VHDL, ASICs, FPGAs, embedded systems
Vancouver, BC, Canada . . . . . . . . . . . http://www.marmot-eng.com


Tim Hubberstey
  Reply With Quote
Old 05-09-2005, 09:20 AM   #3
topgun
 
Posts: n/a
Default Re: Synopsys Design Analyzer in command prompt
Hi

if you need to run design analyzer in command prompt you can use the
following
two commands depending on your scripts

dc_shell -f script1

dc_shell-t -f script1.tcl (if you are using a tcl version of the
synopsys script).....

One of the ways for you to obtain the dc script is save the
transcript when you run the tool graphically.....

basic dc script template looks like the following..

************************************************** ************
read -format verilog sample_rtl.v
uniquify
ungroup -all -flatten
compile -map_effort medium
ungroup -all -flatten
write -format verilog -hierarchy -output sample_netlist.v
************************************************** ****************



topgun
  Reply With Quote
Old 05-09-2005, 10:13 PM   #4
Kenneth Brun Nielsen
 
Posts: n/a
Default Re: Synopsys Design Analyzer in command prompt

"topgun" <> skrev i en meddelelse
news: oups.com...
> Hi
>
> if you need to run design analyzer in command prompt you can use the
> following
> two commands depending on your scripts
>
> dc_shell -f script1
>
> dc_shell-t -f script1.tcl (if you are using a tcl version of the
> synopsys script).....
>

(...)

Thank you very much, Topgun. You just saved my day!

/Kenneth




Kenneth Brun Nielsen
  Reply With Quote
Old 05-09-2005, 10:24 PM   #5
Kenneth Brun Nielsen
 
Posts: n/a
Default Re: Synopsys Design Analyzer in command prompt
And another quick question: I used to report to the display - how do I
change that, so the report is printed to a file? I guess some parameter
should be added to the "report"-command.

TIA.

/KBN




Kenneth Brun Nielsen
  Reply With Quote
Old 05-09-2005, 10:30 PM   #6
Kai Harrekilde-Petersen
 
Posts: n/a
Default Re: Synopsys Design Analyzer in command prompt
"Kenneth Brun Nielsen" <news@_FJERNES_brun.dk> writes:

> And another quick question: I used to report to the display - how do I
> change that, so the report is printed to a file? I guess some parameter
> should be added to the "report"-command.


report > filename

ISTR that you can also use

report >> filename

to get data appended to the file.


Kai
--
Kai Harrekilde-Petersen <khp(at)harrekilde(dot)dk>


Kai Harrekilde-Petersen
  Reply With Quote
Old 05-09-2005, 11:21 PM   #7
Kenneth Brun Nielsen
 
Posts: n/a
Default Re: Synopsys Design Analyzer in command prompt

"Kai Harrekilde-Petersen" <> skrev i en meddelelse
news:...
> "Kenneth Brun Nielsen" <news@_FJERNES_brun.dk> writes:
>
>> And another quick question: I used to report to the display - how do I
>> change that, so the report is printed to a file? I guess some parameter
>> should be added to the "report"-command.

>
> report > filename
>
> ISTR that you can also use
>
> report >> filename
>
> to get data appended to the file.
>
>



OK. That sounds feasible. Thanks.

/KBN




Kenneth Brun Nielsen
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Error: Physical sythesis tool PALAC is not supported by Formal Verification tool Conf bbiandov Software 0 12-22-2008 05:25 AM
Dazzle Box... swt458 Hardware 2 01-15-2008 06:06 AM
Sewing, Embroidery & SignMaking Software.. embsupply Software 0 10-02-2007 04:29 PM
Sewing, Embroidery & SignMaking Software.. embsupply Software 0 08-14-2007 04:01 PM
Re: Reference Material On Server Chassis Design? AG A+ Certification 0 01-30-2004 06:12 PM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46