Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - Design Configuration

 
Thread Tools Search this Thread
Old 04-22-2005, 01:26 AM   #1
Default Design Configuration


Hi,

I have created three buffers components (bufferA, bufferB, bufferC)of
varying lengths and instantiate bufferA inside MyEntity. Now, I want
to create another instance of MyEntity but use bufferB instead of
bufferA.

Is there a way that I can use some configuration script in the VHDL
file to let it know which buffer to instantiate? (FYI - I am using
ModelSim 5.7f for simulation and QuartusII for synthesis and P&R and
would like the configuration to be compatible with both these).

I know the easiest way is just to create three separate entities but
I'm trying to learn more here

Thanks,
Divyang M



Divyang M
  Reply With Quote
Old 04-22-2005, 02:01 PM   #2
Ralf Hildebrandt
 
Posts: n/a
Default Re: Design Configuration
Divyang M wrote:


> I have created three buffers components (bufferA, bufferB, bufferC)of
> varying lengths and instantiate bufferA inside MyEntity. Now, I want
> to create another instance of MyEntity but use bufferB instead of
> bufferA.
>
> Is there a way that I can use some configuration script in the VHDL
> file to let it know which buffer to instantiate?


What about a generic parameter and using the if-generate statement?

If bufferA and bufferB have the same entity, you may also use one entity
and two architectures, while a VHDL configuration specifies which one
has to be chosen.

Ralf


Ralf Hildebrandt
  Reply With Quote
Old 04-22-2005, 06:45 PM   #3
Divyang M
 
Posts: n/a
Default Re: Design Configuration
Hi Ralf,

Using if-generate statements with generics did the job.

Thanks,
Divyang



Divyang M
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off

Similar Threads
Thread Thread Starter Forum Replies Last Post
Error: Physical sythesis tool PALAC is not supported by Formal Verification tool Conf bbiandov Software 0 12-22-2008 05:25 AM
Sewing, Embroidery & SignMaking Software.. embsupply Software 0 10-02-2007 04:29 PM
Sewing, Embroidery & SignMaking Software.. embsupply Software 0 08-14-2007 04:01 PM
network design help....... bunty4u The Lounge 1 04-08-2007 04:39 AM
Re: Reference Material On Server Chassis Design? AG A+ Certification 0 01-30-2004 06:12 PM




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46