Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > state machine handshaking

Reply
Thread Tools

state machine handshaking

 
 
fpgawizz
Guest
Posts: n/a
 
      04-11-2005
I have a state machine in a top level module. This top level module has a
component which is a state machine as well. All I am trying to do is
monitor the outputs of this component state machine. My top level state
machine provides some inputs to this component state machine and then
monitors and takes actions after looking at the component's FSM outputs. I
have a signal "X" mapped to the output port "Y" of my component FSM. When
i synthesize, I get a bunch of latches on Y, and X saying that Y is not
connected in my top level module.Yes they are indeed not connected, how do
I do what i am trying to do without those latches?

thanks


 
Reply With Quote
 
 
 
 
Mike Treseler
Guest
Posts: n/a
 
      04-11-2005
fpgawizz wrote:
> I have a state machine in a top level module. This top level module has a
> component which is a state machine as well. All I am trying to do is
> monitor the outputs of this component state machine.


You can do this by writing a testbench
and running a simulation.

-- Mike Treseler
 
Reply With Quote
 
 
 
 
fpgawizz
Guest
Posts: n/a
 
      04-11-2005
I need this to work on hardware as well. My toplevel FSM provides a read
and write enable to my memory controller FSM (Which is a component) and
then I assign the outputs of the memory controller FSM to some signal in
my top level.

 
Reply With Quote
 
Mike Treseler
Guest
Posts: n/a
 
      04-11-2005
fpgawizz wrote:
> I need this to work on hardware as well.


Write a testbench for your top design
entity -- whatever that is --
and run a simulation. Debugging
by trial and error synthesis might be
more difficult than learning simulation.

Consider a synchronous process
to eliminate latches.

Consider dissolving your wrapped
hierarchy into a single design entity
to simplify your design.


-- Mike Treseler
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
4-phase vs. 2-phase handshaking Eli Bendersky VHDL 11 01-22-2008 02:26 PM
How can I avoid multiple execution when handshaking operations? Anon Anon VHDL 5 04-18-2007 11:40 AM
TLS/SSL handshaking errors Dan Orzechowski Java 0 11-30-2005 03:22 PM
Will this "asynchronous handshaking" feasible in real circuits? HUANG Huan VHDL 2 02-24-2004 09:07 PM
USB 56K modem dont like handshaking in XP SP1 Goon-Heaven Computer Support 7 11-08-2003 06:32 AM



Advertisments