Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > Re: 2 inverters in series

Reply
Thread Tools

Re: 2 inverters in series

 
 
mike
Guest
Posts: n/a
 
      04-05-2005
Jason Zheng <(E-Mail Removed)> wrote in message news:<d2rsvr$ndj$(E-Mail Removed)>...
> http://www.velocityreviews.com/forums/(E-Mail Removed) wrote:
> > Hi
> >
> > Is there some trick that your can do so that when assigning 2 inverter
> > in series, that they won't get "optimised" away. I don't know why I
> > need this, but it would be cool to do. Thanks. I know this not really
> > about verilog, but it would be great if I can do it using verilog
> > without using schematics.
> >

> For synplify, I think you need to use "syn_keep" directive on the output
> net to preserve the seemingly redundant logic. There might be use for
> this on some specialty circuits, such as some interfacing logic between
> two clock domains. But other than that, I don't know why you would need it.
>
> -jz

regards:

good post

thank you
May goodness be with you all
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
Inverters Matty F NZ Computing 33 02-15-2009 11:17 AM
Re: Inverters Peter M NZ Computing 0 02-07-2009 05:36 AM
Looking for some info on DC to AC inverters Salt-N-Pepper Computer Support 6 10-19-2008 12:29 AM
inverters U. Link Digital Photography 8 02-25-2005 05:55 AM
What is the difference between A Series, G Series and S series of Canon Cameras zxcvar Digital Photography 3 09-09-2003 01:30 AM



Advertisments