Go Back   Velocity Reviews > Newsgroups > VHDL
User Name
Password
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

Reply

VHDL - IBUFG and BUFG +xilinx

 
Thread Tools Search this Thread
Old 04-04-2005, 12:58 PM   #1
Default IBUFG and BUFG +xilinx


Hello Guys,
I had a doubt about the IBUFG and BUFG in xilinx.
1.I have connected clock from oscillator to CLKG IO of the Xilinx. In
this case is it required to instantiate the IBUFG inside my code
also?.
2. The DCM output is already BUFG i think and so is it required to
BUFG again in my code?

Thanks and regards
Williams


williams
  Reply With Quote
Old 04-04-2005, 01:42 PM   #2
Marc Randolph
 
Posts: n/a
Default Re: IBUFG and BUFG +xilinx

williams wrote:
> Hello Guys,
> I had a doubt about the IBUFG and BUFG in xilinx.
> 1.I have connected clock from oscillator to CLKG IO of the Xilinx. In
> this case is it required to instantiate the IBUFG inside my code
> also?.


Howdy Williams,

I believe the tools will usually do it for you - the exception that
comes to mind is differential clocks.

> 2. The DCM output is already BUFG i think and so is it required to
> BUFG again in my code?


BUFG is another name for a global buffer. Although most of the time
you'd want it on a global buffer, the output of a DCM is not "already
BUFG", nor would you always want it to be. Even if it does automaticly
insert a BUFG in some situations, I rarely trust that it will every
time.

Have fun,

Marc



Marc Randolph
  Reply With Quote
Old 04-05-2005, 09:30 PM   #3
Vladislav Muravin
 
Posts: n/a
Default Re: IBUFG and BUFG +xilinx
Williams,

By default, an IBUFG & BUFG are instantiated, but if you specify something
like:

wire dcmclkout;
// synthesis attribute clock_signal of dcmclkout is true
// synthesis attribute clock_buffer of dcmclkout is none

the synthesis tool will not issue a clock buffer placement.

i usually instantiate IBUFG & BUFG, for safety.
hope this helps.

Vladislav

"williams" <> wrote in message
news: om...
> Hello Guys,
> I had a doubt about the IBUFG and BUFG in xilinx.
> 1.I have connected clock from oscillator to CLKG IO of the Xilinx. In
> this case is it required to instantiate the IBUFG inside my code
> also?.
> 2. The DCM output is already BUFG i think and so is it required to
> BUFG again in my code?
>
> Thanks and regards
> Williams





Vladislav Muravin
  Reply With Quote
Reply


Thread Tools Search this Thread
Search this Thread:

Advanced Search

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off




SEO by vBSEO 3.3.2 ©2009, Crawlability, Inc.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46