Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > clock devide by 1.5

Reply
Thread Tools

clock devide by 1.5

 
 
aaaaaa
Guest
Posts: n/a
 
      02-23-2005
Hi guyes,
can any body suggest the logic for a clock device by 1.5 .
Input clock frequency is 4 Mhz. and the target device is ALTERA
EP1C3T100C-8 .
Thanx in advance .

 
Reply With Quote
 
 
 
 
Jezwold
Guest
Posts: n/a
 
      02-23-2005
Just recently been discussed on here,use search to find fractional
divider.

 
Reply With Quote
 
 
 
 
Allan Herriman
Guest
Posts: n/a
 
      02-23-2005
On Wed, 23 Feb 2005 00:18:31 -0500, "aaaaaa" <(E-Mail Removed)> wrote:

>Hi guyes,
>can any body suggest the logic for a clock device by 1.5 .
>Input clock frequency is 4 Mhz. and the target device is ALTERA
>EP1C3T100C-8 .
>Thanx in advance .


http://www.xilinx.com/xcell/xl33/xl33_30.pdf

Regards,
Allan
 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
How to devide Integer value column.column@gmail.com Java 4 03-25-2008 07:20 PM
Arbitrary Clock Frequencies From Base Clock abhisheknag@gmail.com VHDL 5 06-23-2006 12:45 PM
What is the best way to clock data in on one clock edge and out on another? simon.stockton@baesystems.com VHDL 4 04-26-2006 11:36 PM
Sync for PC clock and server clock PS Computer Support 3 05-13-2005 05:27 AM
Are clock and divided clock synchronous? Valentin Tihomirov VHDL 11 10-28-2003 01:18 PM



Advertisments