Velocity Reviews - Computer Hardware Reviews

Velocity Reviews > Newsgroups > Programming > VHDL > ANN: SystemVerilog Interface on Project VeriPage

Reply
Thread Tools

ANN: SystemVerilog Interface on Project VeriPage

 
 
Swapnajit Mittra
Guest
Posts: n/a
 
      02-22-2005

They have been always there, but you never noticed
them (except, may be while making higher level modules).
In this month's article, Project VeriPage looks into how
SystemVerilog puts you in the driving seat to control
the connectivity, a.k.a. 'Interface', between two modules
and how you can abstract it to your advantage. By
separating the internal design and port connectivity of
a module, the article shows you how to take advantage
of this separation.

http://www.project-veripage.com/interface_1.php

[For automatic updates, subscribe to Project VeriPage newsletter:
<URL: http://www.project-veripage.com/list/?p=subscribe&id=1>]

 
Reply With Quote
 
 
 
Reply

Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off


Similar Threads
Thread Thread Starter Forum Replies Last Post
ANN: SystemVerilog DPI C Layer Tutorial on Project VeriPage Swapnajit Mittra VHDL 0 04-11-2005 11:02 PM
ANN: SystemVerilog Program Blocks - Project VeriPage Update Swapnajit Mittra VHDL 0 02-02-2005 07:48 PM
SystemVerilog Interprocess Communication - Project VeriPage Update Swapnajit Mittra VHDL 0 12-21-2004 05:11 PM
ANN: Project VeriPage explains SystemVerilog class datatype Swapnajit Mittra VHDL 0 10-21-2004 06:39 PM
ANN: SystemVerilog DPI tutorial on Project VeriPage Swapnajit Mittra VHDL 0 09-21-2004 10:10 PM



Advertisments